# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# S-8243A/B Series

# BATTERY PROTECTION IC FOR 3-SERIAL OR 4-SERIAL CELL PACK

© Seiko Instruments Inc., 2002-2010

SII

www.sii-ic.com

Rev.3.0\_00

The S-8243A/B Series is a protection IC for lithium-ion rechargeable battery. The S-8243A Series protects 3-series, the S-8243B Series protects 4-series cell pack from the overcharge, overdischarge, overcurrent voltages. This IC has a high-accuracy battery protection circuit and a battery monitor amplifier, and also a voltage regulator which operates the microcomputer or gas gauge IC. Combining this IC and a microcomputer or a gas gauge IC allows to display the amount of charge remained in a battery.

Fea	itures						
(1)	High-accuracy voltage detection for each • Overcharge detection voltage n (n = 1	cell to 4)					
	3.9 V to 4.4 V (50 mV step)		Accuracy ±25 mV				
	• Hysteresis voltage n (n = 1 to 4) of over	ercharge detection	-				
	-0.10 V to -0.40 V (50 mV step)	or 0 V	Accuracy ±50 mV				
	(Overcharge release voltage n (= Ove the range 3.8 V to 4.4 V.)	teresis voltage n) can be selected within					
	• Overdischarge detection voltage n (n =	= 1 to 4)					
	2.0 V to 3.0 V (100 mV step)		Accuracy ±80 mV				
<ul> <li>Hysteresis voltage n (n = 1 to 4) of overdischarge detection</li> </ul>							
	0.15 V to 0.70 V or 0 V (50 mV s	step)	Accuracy ±100 mV				
	(Overdischarge release voltage n (= C within the range 2.0 V to 3.4 V.)	Overdischarge detection voltage n	+ Hysteresis voltage n) can be selected				
(2)	Three-level overcurrent protection includi	ng protection for short-circuiting					
	<ul> <li>Overcurrent detection voltage 1</li> </ul>	0.05 V to 0.3 V (50 mV step)	Accuracy ±25 mV				
	<ul> <li>Overcurrent detection voltage 2</li> </ul>	0.5 V	Accuracy ±100 mV				
	<ul> <li>Overcurrent detection voltage 3</li> </ul>	V <sub>DD</sub> / 2	Accuracy ±15 %				
(3)	Delay times for overcharge detection, over capacitors. (Delay times for overcurrent de	rdischarge detection and overcurre etection 2 and 3 are fixed internally	ent detection 1 can be set by external .)				
(4)	Charge/discharge operation can be contr	olled through the control pins.					
(5)	High-accuracy battery monitor amp	$GAMP = V_{BATTERY} \times 0.2$	±1.0%				
(6)	Voltage regulator	$V_{OUT} = 3.3 V \pm 2.4 \%$ (3)	mA max.)				
(7)	High input-voltage device	Absolute maximum ratir	ng: 26 V				
(8)	Wide operating voltage range	6 V to 18 V					
(9)	Wide operating temperature range:	-40°C to +85°C					
(10)	Low current consumption						
	<ul> <li>Operation mode</li> </ul>	120 μA max.					
	<ul> <li>Power down mode</li> </ul>	0.1 μA max.					
(11)	Lead-free, Sn 100%, halogen-free <sup>*1</sup>						

\*1. Refer to "
Product Name Structure" for details.

# Applications

• Lithium-ion rechargeable battery packs

Lithium polymer rechargeable battery packs

#### Package

• 16-Pin TSSOP

# Block Diagrams

#### 1. S-8243A Series



Remark1. Diodes in the figure are parasitic diodes.2. Numerical values are typical values.

Figure 1

#### 2. S-8243B Series



Remark1. Diodes in the figure are parasitic diodes.2. Numerical values are typical values.

Figure 2

#### Product Name Structure

#### 1. Product Name



- \*1. Refer to the tape specifications at the end of this book.
- \*2. Refer to the "3. Product Name List".

#### 2. Package

Dr	okago Namo	Drawing Code					
Γc	ackaye Name	Package	Таре	Reel			
	Environmental code = G	FT016-A-P-SD	FT016-A-C-SD	FT016-A-R-SD			
10-PIII 1350P	Environmental code = U	FT016-A-P-SD	FT016-A-C-SD	FT016-A-R-S1			

#### 3. Product Name List

Table 1 S-8243A Series (For 3-Serial Cell)

Product name / Item	Overcharge detection voltage [V <sub>CU</sub> ]	Hysteresis voltage for overcharge detection [V <sub>HC</sub> ]	Overdischarge detection voltage [V <sub>DL</sub> ]	Hysteresis voltage for overdischarge detection [V <sub>HD</sub> ]	Overcurrent detection voltage1 [V <sub>IOV1</sub> ]	0 V battery charging function
S-8243AACFT-TB-x	4.350 ±0.025 V	-0.15 ±0.05 V	2.40 ±0.08 V	0.20 ±0.10 V	0.20 ±0.025 V	Available
S-8243AADFT-TB-x	4.350 ±0.025 V	-0.35 ±0.05 V	2.40 ±0.08 V	0 V	0.20 ±0.025 V	Available

Product name / Item	Overcharge detection voltage [V <sub>CU</sub> ]	Hysteresis voltage for overcharge detection [V <sub>HC</sub> ]	Overdischarge detection voltage [V <sub>DL</sub> ]	Hysteresis voltage for overdischarge detection [V <sub>HD</sub> ]	Overcurrent detection voltage1 [V <sub>IOV1</sub> ]	0 V battery charging function
S-8243BADFT-TB-x	4.350 ±0.025 V	-0.25 ±0.05 V	2.40 ±0.08 V	0 V	0.25 ±0.025 V	Available
S-8243BAEFT-TB-x	4.350 ±0.025 V	-0.15 ±0.05 V	2.40 ±0.08 V	0.20 ±0.10 V	0.20 ±0.025 V	Available
S-8243BAFFT-TB-x	4.250 ±0.025 V	-0.25 ±0.05 V	2.40 ±0.08 V	0 V	0.20 ±0.025 V	Available
S-8243BAHFT-TB-x	4.315 ±0.025 V	-0.20 ±0.05 V	2.00 ±0.08 V	0.15 ±0.10 V	0.20 ±0.025 V	Available

**Remark 1.** Change in the detection voltage is available in products other than listed above. Contact our sales office.

2. x: G or U

3. Please select products of environmental code = U for Sn 100%, halogen-free products.

# Pin Configuration

Rev.3.0\_00



Figure 3

Table 3	Pin descri	ntion (	S-8243A	Series)	١
	I III uescii		0-02404	Jenes	1

Pin No.	Symbol	Description
1	VDD	Input pin for positive power supply, Connection pin for battery 1's positive voltage
2	DOP	Connection pin for discharge control FET gate (CMOS output)
3	COP	Connection pin for charge control FET gate (Nch open drain output)
4	VMP	Pin for voltage detection between VDD-VMP pin (Pin for overcurrent detection)
5	VC1	No connection
6	VC2	Connection pin for battery 1's negative voltage, for battery 2's positive voltage
7	VC3	Connection pin for battery 2's negative voltage, for battery 3's positive voltage
8	VSS	Input pin for negative power supply, Connection pin for battery 3's negative voltage
9	CDT	Connection pin to capacitor for overdischarge detection delay, for overcurrent detection delay 1
10	CCT	Connection pin to capacitor for overcharge detection delay
11	VBATOUT	Output pin for battery voltage and offset voltage
12	CTL4	Pin for selecting output from VBATOUT pin
13	CTL3	Pin for selecting output from VBATOUT pin
14	CTL2	Control pin for charge / discharge FET
15	CTL1	Control pin for charge / discharge FET
16	VREG	Output pin for voltage regulator (3.3 V)

#### Table 4 Pin description (S-8243B Series)

Pin No.	Symbol	Description
1	VDD	Input pin for positive power supply, Connection pin for battery 1's positive voltage
2	DOP	Connection pin for discharge control FET gate (CMOS output)
3	COP	Connection pin for charge control FET gate (Nch open drain output)
4	VMP	Pin for voltage detection between VDD-VMP pin (Pin for overcurrent detection)
5	VC1	Connection pin for battery 1's negative voltage, for battery 2's positive voltage
6	VC2	Connection pin for battery 2's negative voltage, for battery 3's positive voltage
7	VC3	Connection pin for battery 3's negative voltage, for battery 4's positive voltage
8	VSS	Input pin for negative power supply, Connection pin for battery 4's negative voltage
9	CDT	Connection pin to capacitor for overdischarge detection delay, for overcurrent detection delay 1
10	ССТ	Connection pin to capacitor for overcharge detection delay
11	VBATOUT	Output pin for battery voltage and offset voltage
12	CTL4	Pin for selecting output from VBATOUT pin
13	CTL3	Pin for selecting output from VBATOUT pin
14	CTL2	Control pin for charge / discharge FET
15	CTL1	Control pin for charge / discharge FET
16	VREG	Output pin for voltage regulator (3.3 V)

### Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified						
ltem	Symbol	Applied Pins	Absolute Maximum Ratings	Unit		
Input voltage VDD	V <sub>DS</sub>	_	$V_{SS}$ –0.3 to $V_{SS}$ +26	V		
Input voltage	V <sub>IN</sub>	VC1, VC2, VC3, CCT, CDT	$V_{\text{SS}}0.3$ to $V_{\text{DD}}\text{+-}0.3$	V		
VMP pin Input voltage	V <sub>MP</sub>	VMP	V <sub>SS</sub> -0.3 to V <sub>SS</sub> +26	V		
DOP pin output voltage	V <sub>DOP</sub>	DOP	$V_{SS}$ –0.3 to $V_{DD}$ +0.3	V		
COP pin output voltage	V <sub>COP</sub>	COP	V <sub>SS</sub> -0.3 to V <sub>SS</sub> +26	V		
VREG pin output voltage	V <sub>OUT</sub>	VREG	$V_{SS}$ –0.3 to $V_{DD}$ +0.3	V		
CTL1 pin input voltage	V <sub>CTL1</sub>	CTL1	$V_{SS}$ –0.3 to $V_{DD}$ +0.3	V		
CTL2 to CTL4 pin input voltage	V <sub>CTLn</sub>	CTL2, CTL3, CTL4	$V_{SS}$ –0.3 to $V_{OUT}$ +0.3	V		
Cell voltage output voltage	VBATOUT	VBATOUT	V <sub>SS</sub> -0.3 to V <sub>OUT</sub> +0.3	V		
Dewer dissipation			300 (When not mounted on board)	mW		
Power dissipation			1100*1	mW		
Operation ambient temperature	T <sub>opr</sub>	_	-40 to +85	°C		
Storage temperature	T <sub>sta</sub>	_	-40 to +125	°C		

Table 5

\*1. When mounted on board

[Mounted board]

(1) Board size : 114.3 mm × 76.2 mm × t1.6 mm

(2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Figure 4 Power Dissipation of Package (When Mounted on Board)

### Electrical Characteristics

#### 1. S-8243A Series

	(Ta = 25°C unless otherwise specified						e specified)
Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Test circuit
BATTERY PROTECTION							
Overcharge detection voltage n n=1, 2, 3	V <sub>CUn</sub>	3.9 V to 4.4 V, 50 mV Step	V <sub>CUn</sub> -0.025	V <sub>CUn</sub>	V <sub>CUn</sub> +0.025	V	4
Hysteresis voltage n of overcharge detection n = 1, 2, 3	V <sub>HCn</sub>	-0.10 V to -0.40 V, and 0 V	V <sub>HCn</sub> -0.05	V <sub>HCn</sub>	V <sub>HCn</sub> +0.05	V	4
Overdischarge detection voltage n = 1, 2, 3	V <sub>DLn</sub>	2.0 V to 3.0 V, 100 mV Step	V <sub>DLn</sub> -0.08	V <sub>DLn</sub>	V <sub>DLn</sub> +0.08	V	4
Hysteresis voltage n of Overdischarge detection n = 1, 2, 3	V <sub>HDn</sub>	0.15 V to 0.70 V, and 0 V	V <sub>HDn</sub> -0.10	V <sub>HDn</sub>	V <sub>HDn</sub> +0.10	V	4
Overcurrent detection voltage 1	V <sub>IOV1</sub>	0.05 V to 0.3 V, 50 mV Step VM voltage based on $V_{DD}$	V <sub>IOV1</sub> -0.025	V <sub>IOV1</sub>	V <sub>IOV1</sub> +0.025	V	4
Overcurrent detection voltage 2	V <sub>IOV2</sub>	VM voltage based on $V_{DD}$	0.40	0.50	0.60	V	4
Overcurrent detection voltage 3	V <sub>IOV3</sub>	-	V <sub>DD</sub> ×0.425	$V_{DD} \times 0.5$	V <sub>DD</sub> ×0.575	V	4
Temperature coefficient for detection and release voltage <sup>*1</sup>	T <sub>COE1</sub>	$Ta = -5^{\circ}C \text{ to } +55^{\circ}C^{*3}$	-1.0	0	1.0	mV/°C	4
Temperature coefficient for overcurrent detection voltage <sup>*2</sup>	T <sub>COE2</sub>	$Ta = -5^{\circ}C \text{ to } +55^{\circ}C^{*3}$	-0.5	0	0.5	mV/°C	4
0 V BATTERY CHARGING FUNCT	ION (The deper	0 V battery function is either "0 V batt nding upon the product type.)	ery charging is	allowed." or "	0 V battery cha	arging is in	hibited."
0 V battery charge starting charger voltage	V <sub>0CHA</sub>	0 V battery charging available	-	0.8	1.5	V	7
0 V battery charge inhibition battery voltage	V <sub>0INH</sub>	0 V battery charging unavailable	0.4	0.7	1.1	V	7
INTERNAL RESISTANCE		•			•		
Internal resistance between VMP and VDD	R <sub>VDM</sub>	V1 = V2 = V3 = 3.5 V	500	1100	2400	kΩ	8
Internal resistance between VMP and VSS	R <sub>VSM</sub>	V1 = V2 = V3 = 1.8 V	300	700	1500	kΩ	8
VOLTAGE REGULATOR							
Output voltage	V <sub>OUT</sub>	V <sub>DD</sub> = 14 V, I <sub>OUT</sub> = 3 mA	3.221	3.300	3.379	V	2
Line regulation	$\Delta V_{OUT1}$	V <sub>DD</sub> = 6 V→18 V, I <sub>OUT</sub> = 3 mA	-	5	15	mV	2
Load regulation	$\Delta V_{OUT2}$	V <sub>DD</sub> = 14 V, I <sub>OUT</sub> = 5 μA→3 mA	-	15	30	mV	2
BATTERY MONITOR AMP							
Input offset voltage n n = 1, 2, 3	V <sub>OFFn</sub>	V1 = V2 = V3 = 3.5 V	60	165	270	mV	3
Voltage gain n n = 1, 2, 3	GAMPn	V1 = V2 = V3 = 3.5 V	0.2×0.99	0.2	0.2×1.01	-	3
INPUT VOLTAGE, OPERATING VO	DLTAGE						
Operating voltage between			_				
$V_{DD}$ and $V_{SS}$	V <sub>DSOP</sub>	-	6	-	18	V	4
CTL1 input voltage for High	V <sub>CTL1H</sub>	-	V <sub>DD</sub> ×0.8	-	-	V	6
CTL1 input voltage for Low	V <sub>CTL1L</sub>	-	-	-	V <sub>DD</sub> ×0.2	V	6
CTLn input voltage for High n = 2, 3, 4	V <sub>CTLnH</sub>	_	V <sub>OUT</sub> ×0.9	-	V <sub>OUT</sub>	V	3, 6
CTLn input voltage for Low n = 2, 3, 4	V <sub>CTLnL</sub>	_	_	_	V <sub>OUT</sub> ×0.1	V	3, 6

#### Table 6 (1 / 2)

# BATTERY PROTECTION IC FOR 3-SERIAL OR 4-SERIAL CELL PACK S-8243A/B Series

Rev.3.0\_00

Item	Symbol	Remarks	Min.	Тур.	Max.	Unit	Test circuit
INPUT CURRENT							
Current consumption at not monitoring V <sub>BATOUT</sub>	I <sub>OPE</sub>	$V1 = V2 = V3 = 3.5 V, V_{MP} = V_{DD}$	-	65	120	μA	1
Current consumption at power down	I <sub>PDN</sub>	$V1 = V2 = V3 = 1.5 V, V_{MP} = V_{SS}$	-	_	0.1	μA	1
Current for VCn at not monitoring V <sub>BATOUT</sub> (n = 2, 3)	I <sub>VCnN</sub>	V1 = V2 = V3 = 3.5 V	-0.3	0	0.3	μA	3
Current for VC2 at monitoring of V <sub>BATOUT</sub>	I <sub>VC2</sub>	V1 = V2 = V3 = 3.5 V	-	2.0	7.2	μA	3
Current for VC3 at monitoring of V <sub>BATOUT</sub>	I <sub>VC3</sub>	V1 = V2 = V3 = 3.5 V	-	1.0	4.0	μA	3
Current for CTL1 at Low	I <sub>CTL1L</sub>	V1 = V2 = V3 = 3.5 V, V <sub>CTL1</sub> = 0 V	-0.4	-0.2	-	μA	5
Current for CTLn at High n = 2,3,4	I <sub>CTLnH</sub>	V <sub>CTLn</sub> = V <sub>OUT</sub>	-	2.5	5	μA	9
Current for CTLn at Low n = 2,3,4	I <sub>CTLnL</sub>	V <sub>CTLn</sub> = 0 V	-5	-2.5	_	μA	9
OUTPUT CURRENT							
Leak current COP	I <sub>COH</sub>	$V_{COP} = 24 V$	-	-	0.1	μA	9
Sink current COP	I <sub>COL</sub>	$V_{COP} = V_{SS} + 0.5 V$	10	_	-	μA	9
Source current DOP	I <sub>DOH</sub>	$V_{DOP} = V_{DD} - 0.5 V$	10	-	-	μA	9
Sink current DOP	IDOL	$V_{DOP} = V_{SS} + 0.5 V$	10	_	_	μA	9
Source current V <sub>BATOUT</sub>	I <sub>VBATH</sub>	$V_{BATOUT} = V_{DD} - 0.5 V$	100	_	_	μA	9
Sink current VBATOUT	IVBATI	$V_{BATOUT} = V_{SS} + 0.5 V$	100	_	_	μA	9

Table 6 (2 / 2)

#### Applied to S-8243AACFT and S-8243AADFT

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Test circuit
DELAY TIME	_		_	_			
Overcharge detection delay time	t <sub>cu</sub>	$C_{CT} = 0.1 \ \mu F$	0.5	1.0	1.5	S	5
Overdischarge detection delay time	t <sub>DL</sub>	C <sub>DT</sub> = 0.1 μF	50	100	150	ms	5
Overcurrent detection delay time 1	t <sub>IOV1</sub>	C <sub>DT</sub> = 0.1 μF	5	10	15	ms	5
Overcurrent detection delay time 2	t <sub>IOV2</sub>	_	1.5	2.5	4.0	ms	4
Overcurrent detection delay time 3	t <sub>IOV3</sub>	_	100	300	600	μS	4

\*1. Temperature coefficient for detection and release voltage is applied to overcharge detection voltage n, overcharge release voltage n, overdischarge detection voltage n, and overdischarge release voltage n.

\*2. Temperature coefficient for overcurrent detection voltage is applied to over current detection voltage 1 and 2.

\*3. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

### 2. S-8243B Series

				(Ta = 25	5°C unless o	otherwise	e specified)
Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Test circuit
DETECTION VOLTAGE							
Overcharge detection voltage n n = 1, 2, 3, 4	V <sub>CUn</sub>	3.9 V to 4.4 V, 50 mV Step	V <sub>CUn</sub> -0.025	$V_{Cun}$	V <sub>CUn</sub> +0.025	۷	4
Hysteresis voltage n of overcharge detection n = 1, 2, 3, 4	V <sub>HCn</sub>	–0.10 V to –0.40 V, and 0 V	V <sub>HCn</sub> -0.05	V <sub>HCn</sub>	V <sub>HCn</sub> +0.05	V	4
Overdischarge detection voltage n = 1, 2, 3, 4	V <sub>DLn</sub>	2.0 V to 3.0 V, 100 mV Step	V <sub>DLn</sub> -0.08	V <sub>DLn</sub>	V <sub>DLn</sub> +0.08	V	4
Hysteresis voltage n of overdischarge detection n = 1, 2, 3, 4	V <sub>HDn</sub>	0.15 V to 0.70 V, and 0 V	V <sub>HDn</sub> -0.10	V <sub>HDn</sub>	V <sub>HDn</sub> +0.10	V	4
Overcurrent detection voltage 1	V <sub>IOV1</sub>	0.05 V to 0.3 V, 50 mV Step VM voltage based on $V_{DD}$	V <sub>IOV1</sub> -0.025	V <sub>IOV1</sub>	V <sub>IOV1</sub> +0.025	V	4
Overcurrent detection voltage 2	V <sub>IOV2</sub>	VM voltage based on $V_{DD}$	0.40	0.50	0.60	V	4
Overcurrent detection voltage 3	V <sub>IOV3</sub>	-	V <sub>DD</sub> ×0.425	V <sub>DD</sub> ×0.5	V <sub>DD</sub> ×0.575	V	4
Temperature coefficient for detection and release voltage <sup>*1</sup>	T <sub>COE1</sub>	$Ta = -5^{\circ}C \text{ to } +55^{\circ}C^{*3}$	-1.0	0	1.0	mV/°C	4
Temperature coefficient for overcurrent detection voltage <sup>*2</sup>	T <sub>COE2</sub>	$Ta = -5^{\circ}C \text{ to } +55^{\circ}C^{*3}$	-0.5	0	0.5	mV/°C	4
0 V BATTERY CHARGING FUNC	TION (The dep	0 V battery function is either "0 V bending upon the product type.)	battery chargir	ig is allowed.	or "0 V batte	ry chargin	g is inhibited.'
0 V battery charge starting charger voltage	V <sub>OCHA</sub>	0 V battery charging allowed	-	0.8	1.5	V	7
0 V battery charge inhibition battery voltage	V <sub>0INH</sub>	0 V battery charging inhibited	0.4	0.7	1.1	V	7
INTERNAL RESISTANCE							
Internal resistance between VMP and VDD	R <sub>VDM</sub>	V1 = V2 = V3 = V4 = 3.5 V	500	1100	2400	kΩ	8
Internal resistance between VMP and VSS	R <sub>VSM</sub>	V1 = V2 = V3 = V4 = 1.8 V	300	700	1500	kΩ	8
VOLTAGE REGULATOR							
Output voltage	V <sub>OUT</sub>	$V_{DD} = 14V, I_{OUT} = 3 \text{ mA}$	3.221	3.300	3.379	V	2
Line regulation	$\Delta V_{OUT1}$	V <sub>DD</sub> = 6 V→18 V, I <sub>OUT</sub> = 3 mA	-	5	15	mV	2
Load regulation	$\Delta V_{OUT2}$	V <sub>DD</sub> = 14 V, I <sub>OUT</sub> = 5 μA→3 mA	-	15	30	mV	2
BATTERY MONITOR AMP							
Input offset voltage n n = 1, 2, 3, 4	V <sub>OFFn</sub>	V1 = V2 = V3 = V4 = 3.5 V	60	165	270	mV	3
Voltage gain n n = 1, 2, 3, 4	GAMPn	V1 = V2 = V3 = V4 = 3.5 V	0.2×0.99	0.2	0.2×1.01	_	3
INPUT VOLTAGE, OPERATING VO	DLTAGE					•	
Operating voltage between	M		c		10	M	A
$V_{\text{DD}}$ and $V_{\text{SS}}$	V DSOP	-	Ö	-	10	v	4
CTL1 input voltage for High	V <sub>CTL1H</sub>	-	V <sub>DD</sub> ×0.8	-	-	V	6
CTL1 input voltage for Low	V <sub>CTL1L</sub>	-	-	-	V <sub>DD</sub> ×0.2	V	6
CTLn input voltage for High n = 2, 3, 4	V <sub>CTLnH</sub>	-	V <sub>OUT</sub> ×0.9	-	V <sub>OUT</sub>	V	3, 6
CTLn input voltage for Low n = 2, 3, 4	V <sub>CTLnL</sub>	_	-	-	V <sub>OUT</sub> ×0.1	۷	3, 6

# BATTERY PROTECTION IC FOR 3-SERIAL OR 4-SERIAL CELL PACK S-8243A/B Series

Rev.3.0\_00

Item	Symbol	Remarks	Min.	Тур.	Max.	Unit	Test circuit
INPUT CURRENT							
Current consumption at not monitoring V <sub>BATOUT</sub>	I <sub>OPE</sub>	$V1 = V2 = V3 = V4 = 3.5 V, V_{MP} = V_{DD}$	-	65	120	μA	1
Current consumption at power down	I <sub>PDN</sub>	V1 = V2 = V3 = V4 = 1.5 V, V <sub>MP</sub> = V <sub>SS</sub>	-	-	0.1	μA	1
Current for VCn at not monitoring $V_{BATOUT}$ (n = 2, 3)	I <sub>VCnN</sub>	V1 = V2 = V3 = V4 = 3.5 V	-0.3	0	0.3	μA	3
Current for VC1 at monitoring of V <sub>BATOUT</sub>	I <sub>VC1</sub>	V1 = V2 = V3 = V4 = 3.5 V	-	3.2	10.4	μA	3
Current for VC2 at monitoring of V <sub>BATOUT</sub>	I <sub>VC2</sub>	V1 = V2 = V3 = V4 = 3.5 V	-	2.0	7.2	μA	3
Current for VC3 at monitoring of V <sub>BATOUT</sub>	I <sub>VC3</sub>	V1 = V2 = V3 = V4 = 3.5 V, V <sub>CTL1</sub> = 0 V	-	1.0	4.0	μA	3
Current for CTL1 at Low	I <sub>CTL1L</sub>	V1 = V2 = V3 = V4 = 3.5 V, V <sub>CTL1</sub> = 0 V	-0.4	-0.2	-	μA	5
Current for CTLn at High n = 2, 3, 4	I <sub>CTLnH</sub>	V <sub>CTLn</sub> = V <sub>OUT</sub>	-	2.5	5	μA	9
Current for CTLn at Low n = 2, 3, 4	I <sub>CTLnL</sub>	V <sub>CTLn</sub> = 0 V	-5	-2.5	-	μA	9
OUTPUT CURRENT							
Leak current COP	I <sub>COH</sub>	$V_{COP} = 24 V$	-	-	0.1	μA	9
Sink current COP	I <sub>COL</sub>	$V_{COP} = V_{SS} + 0.5 V$	10	-	-	μA	9
Source current DOP	I <sub>DOH</sub>	$V_{DOP} = V_{DD} - 0.5 V$	10	-	-	μA	9
Sink current DOP	IDOL	$V_{DOP} = V_{SS} + 0.5 V$	10	-	-	μA	9
Source current V <sub>BATOUT</sub>	I <sub>VBATH</sub>	$V_{BATOUT} = V_{DD} - 0.5 V$	100	-	-	μA	9
Sink current V <sub>BATOUT</sub>	I <sub>VBATL</sub>	$V_{BATOUT} = V_{SS} + 0.5 V$	100	-	-	μA	9

Table 7 (2 / 2)

#### Applied to S-8243BAEFT, S-8243BAFFT, S-8243BAHFT

ltem	Symbol	Conditions	Min.	Тур.	Max.	Unit	Test circuit
DELAY TIME							
Overcharge detection delay time	t <sub>cu</sub>	C <sub>CT</sub> = 0.1 μF	0.5	1.0	1.5	s	5
Overdischarge detection delay time	t <sub>DL</sub>	$C_{DT} = 0.1 \ \mu F$	50	100	150	ms	5
Overcurrent detection delay time 1	t <sub>IOV1</sub>	$C_{DT} = 0.1 \ \mu F$	5	10	15	ms	5
Overcurrent detection delay time 2	t <sub>IOV2</sub>	_	1.5	2.5	4.0	ms	4
Overcurrent detection delay time 3	t <sub>IOV3</sub>	_	100	300	600	μS	4

#### Applied to S-8243BADFT

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Test circuit
DELAY TIME							
Overcharge detection delay time	t <sub>CU</sub>	C <sub>CT</sub> = 0.1 μF	0.5	1.0	1.5	S	5
Overdischarge detection delay time	t <sub>DL</sub>	C <sub>DT</sub> = 0.1 μF	55.5	111	222	ms	5
Overcurrent detection delay time 1	t <sub>IOV1</sub>	C <sub>DT</sub> = 0.1 μF	3.31	6.62	13.2	ms	5
Overcurrent detection delay time 2	t <sub>IOV2</sub>	_	1.5	2.5	4.0	ms	4
Overcurrent detection delay time 3	t <sub>IOV3</sub>	-	100	300	600	μS	4

\*1. Temperature coefficient for detection and release voltage is applied to overcharge detection voltage n, overcharge release voltage n, overdischarge detection voltage n, and overdischarge release voltage n.

\*2. Temperature coefficient for overcurrent detection voltage is applied to over current detection voltage 1 and 2.

\*3. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

### Test Circuits

In this chapter test methods are explained for the case of S-8243B series, which is designed for 4-serial cell pack. For the case of S-8243A series, which is designed for 3-serial cell, voltage source V2 should be shorted, V3 should be read as V2, and V4 as V3.

#### 1. Current consumption (Test circuit 1)

Current consumption at not monitoring  $V_{BATOUT}$ ,  $I_{OPE}$ , is a current measured at the VSS pin when V1 = V2 = V3 = V4 = 3.5 V and  $V_{MP} = V_{DD}$ . Current consumption at power down,  $I_{PDN}$ , is a current measured at the VSS pin when V1 = V2 = V3 = V4 = 1.5 V and  $V_{MP} = V_{SS}$ .

#### 2. Voltage regulator (Test circuit 2)

Output voltage of the regulator  $V_{OUT}$  is a voltage measured at the VREG pin when  $V_{DD} = V_{MP} = 14$  V and  $I_{OUT} = 3$  mA. Line regulation of the voltage regulator  $\Delta V_{OUT1}$  is defined by the equation  $\Delta V_{OUT1} = V_{OUT2} - V_{OUT1}$  where  $V_{OUT1}$  is the output voltage when  $V_{DD} = V_{MP} = 6$  V and  $I_{OUT} = 3$  mA, and  $V_{OUT2}$  is the output voltage when  $V_{DD} = V_{MP} = 18$  V and  $I_{OUT} = 3$  mA.

Load regulation of the regulator is defined by the equation  $\Delta V_{OUT2} = V_{OUT3} - V_{OUT}$  where  $V_{OUT3}$  is the output voltage when  $V_{DD} = V_{MP} = 14$  V and  $I_{OUT} = 5$  µA.

#### 3. Battery monitor amp and pin current for VC1 to VC3 (Test circuit 3)

Voltage gain of the battery monitor amp for each cell is defined by the input offset voltage and the measurement result provided from the VBATOUT pin for the combination of the CTL3 pin and CTL4 pin expressed by the following table at the condition where V1 = V2 = V3 = V4 = 3.5 V. Pin current for VC1 to VC3,  $I_{VCn}$  and  $I_{VCnN}$  are at the same time measured.

CTL3 pin status	CTL4 pin status	VBATOUT pin output	VCn (n = 1, 2, 3) pin current
V <sub>CTL3H</sub> min.	V <sub>CTL4H</sub> min.	V <sub>OFF1</sub>	I <sub>VC1</sub> at VC1 pin
V <sub>CTL3H</sub> min.	Open	V <sub>BAT1</sub>	_
V <sub>CTL3H</sub> min.	V <sub>CTL4L</sub> max.	V <sub>OFF2</sub>	I <sub>VC2</sub> at VC2 pin
Open	V <sub>CTL4H</sub> min.	V <sub>BAT2</sub>	-
Open	Open	V <sub>OFF3</sub>	I <sub>VC3</sub> at VC3 pin
Open	V <sub>CTL4L</sub> max.	V <sub>BAT3</sub>	-
V <sub>CTL3L</sub> max.	V <sub>CTL4H</sub> min.	V <sub>OFF4</sub>	$I_{VCnN}$ at VCn pin (n = 1, 2, 3)
V <sub>CTL3L</sub> max.	Open	V <sub>BAT4</sub>	_

Table 8

Voltage gain of the battery monitor amp for each cell is calculated by the equation  $GAMPn = (V_{BATn} - V_{OFFn}) / Vn (n = 1 to 4)$ 

# 4. Overcharge detection voltages, overcharge detection hysteresis, overdischarge detection voltages, overdischarge detection hysteresis, and overcurrent detection voltages (Test circuit 4)

#### 4.1 Overcharge detection voltages, hysteresis voltages, and overdischarge detection voltages

In the following  $V_{MP} = V_{DD}$  and the CDT pin is open.

The COP pin and the DOP pin should provide "Low", which is a voltage equal to  $V_{DD} \times 0.1$  V or lower, in the condition that V1 = V2 = V3 = V4 = 3.5 V.

The overcharge detection voltage  $V_{CU1}$  is defined by the voltage at which COP pin voltage becomes "High", which is a voltage equal to VDD × 0.9 V or higher, when the voltage V1 is gradually increased from the starting condition V1 = 3.5 V. The overcharge release voltage  $V_{CL1}$  is defined by the voltage at which COP pin voltage becomes "Low" when the voltage V1 is gradually decreased. The hysteresis voltage of the overcharge detection  $V_{HC1}$  is then defined by the difference between the overcharge detection voltage  $V_{CU1}$  and the overcharge release voltage  $V_{CL1}$ .

The overdischarge detection voltage  $V_{DL1}$  is defined by the voltage at which DOP pin voltage becomes "High" when the voltage V1 is gradually decreased from the starting condition V1 = 3.5 V. The overdischarge release voltage  $V_{DU1}$  is defined by the voltage at which DOP pin voltage becomes "Low" when the voltage V1 is gradually increased. The hysteresis of the overdischarge detection voltage  $V_{HD1}$  is then defined by the difference between the overdischarge release voltage  $V_{DU1}$  and the overdischarge detection voltage  $V_{DL1}$ .

Other overcharge detection voltage  $V_{CUn}$ , hysteresis voltage of overcharge detection  $V_{HCn}$ , overdischarge detection voltage  $V_{DLn}$ , and hysteresis of the overdischarge detection voltage  $V_{HDn}$  (for n = 2 to 4) are defined in the same manner as in the case for n = 1.

#### 4. 2 Overcurrent detection voltages

Starting condition is V1 = V2 = V3 = V4 = 3.5 V, VMP = VDD, and the CDT pin is open. The DOP pin voltage thus provides "Low"

The overcurrent detection voltage 1, VIOV1 is defined by the voltage difference VDD – VMP at which the DOP pin voltage becomes "High" when the voltage of VMP pin is decreased.

Starting condition for measuring the overcurrent detection voltage 2 and 3 is V1 = V2 = V3 = V4 = 3.5 V,  $V_{MP} = V_{DD}$  and the CDT pin voltage  $V_{CDT} = V_{SS}$ . The DOP pin voltage thus provides "Low".

The overcurrent detection voltage 2,  $V_{IOV2}$  is defined by the voltage difference  $V_{DD}-V_{MP}$  at which the DOP pin voltage becomes "High" when the voltage of VMP pin is decreased.

The overcurrent detection delay time 2,  $t_{IOV2}$  is a time needed for the DOP pin to become "High" from "Low" when the VM pin voltage is changed quickly to  $V_{IOV2}$  min.-0.2 V from the starting condition  $V_{MP} = V_{DD}$ .

The overcurrent detection voltage 3,  $V_{IOV3}$  is defined by the voltage of the VM pin at which the DOP pin voltage becomes "High" when the voltage of VMP pin is decreased at the speed 10 V / ms.

The overcurrent detection delay time 3,  $t_{IOV3}$  is a time needed for the DOP pin to become "High" from "Low" when the VM pin voltage is changed quickly to  $V_{IOV3}$  min.-0.2 V from the starting condition  $V_{MP} = V_{DD}$ .

# 5. CTL1 pin current, overcharge detection delay, overdischarge detection delay, and overcurrent detection delay 1 (Test circuit 5)

Starting condition is V1 = V2 = V3 = V4 = 3.5 V and V<sub>MP</sub> = V<sub>DD</sub>. Current that flows between the CTL1 pin and V<sub>SS</sub> is the CTL1 pin current I<sub>CTL1L</sub>.

The overcharge detection delay time  $t_{CU}$  is a time needed for the COP pin voltage to change from "Low" to "High" just after the V1 voltage is rapidly increased from 3.5 V to 4.5 V.

The overdischarge detection delay time  $t_{DL}$  is a time needed for the DOP pin voltage to change from "Low" to "High" just after the V1 voltage is rapidly decreased from 3.5 V to 1.5 V.

The overcurrent detection delay time 1 is a time needed for the DOP pin voltage to change from "Low" to "High" just after the VMP pin voltage is decreased from  $V_{DD}$  to  $V_{DD}$ -0.35 V when V1 = 3.5 V.

#### 6. Input voltages for CTL1 and CTL2 (Test circuit 6)

Starting condition is V1 = V2 = V3 = V4 = 3.5 V.

Pin voltages of the COP and the DOP should be "High" when  $V_{CTL1} = V_{CTL1H}$  min. and CTL2 is OPEN.

Pin voltages of the COP and the DOP should be "Low" when  $V_{CTL1} = V_{CTL1L}$  max. and CTL2 is OPEN.

Pin voltage of the COP is "High" and the pin voltage of the DOP is "Low" when  $V_{CTL1} = V_{CTL1L}$  max. and  $V_{CTL2} = V_{CTL2H}$  min.

Pin voltage of the COP is "Low" and the pin voltage of the DOP is "High" when  $V_{CTL1} = V_{CTL1L}$  max. and  $V_{CTL2} = V_{CTL2L}$  max.

# 7. 0 V battery charge starting charger voltage and 0 V battery charge inhibition battery voltage (Test circuit 7)

One of the 0 V battery charge starting charger voltage and 0 V battery charge inhibition battery voltage is applied to each product according to the 0V battery charging function.

Starting condition is V1 = V2 = V3 = V4 = 0 V for a product in which 0 V battery charging is available. The COP pin voltage should be lower than  $V_{0CHA}$  max.-1 V when the VMP pin voltage  $V_{MP} = V_{0CHA}$  max.

Starting condition is V1 = V2 = V3 = V4 =  $V_{0INH}$  for a product in which 0 V battery charging is inhibited. The COP pin voltage should be higher than  $V_{MP}$ -1 V when the VMP pin voltage  $V_{MP}$  = 24 V.

#### 8. Internal resistance (Test circuit 8)

The resistance between VDD and VMP is  $R_{VDM}$  and is calculated by the equation  $R_{VDM} = V_{DD} / I_{VDM}$  where  $I_{VDM}$  is a VMP pin current after  $V_{MP}$  is changed to  $V_{SS}$  from the starting condition V1 = V2 = V3 = V4 = 3.5 V and  $V_{MP} = V_{DD}$ . The resistance between VSS and VMP is  $R_{VSM}$  and is calculated by the equation  $R_{VSM} = V_{DD} / I_{VSM}$  where  $I_{VSM}$  is a VMP pin current at the condition V1 = V2 = V3 = V4 = 1.8 V and  $V_{MP} = V_{DD}$ .

#### 9. Pin current for CTL2 to CTL4, COP, DOP, VBATOUT (Test circuit 9)

Starting condition is V1 = V2 = V3 = V4 = 3.5 V. Pin current for CTL2 at "High" is  $I_{CTL2H}$  and is obtained by setting  $V_{CTL2} = V_{OUT}$ . Pin current for CTL2 at "Low" is  $I_{CTL2L}$  and is obtained by setting  $V_{CTL2} = V_{SS}$ . Pin current for CTL3 and CTL4 can be obtained in the same manner as in the CTL2.

Pin current for COP at "High" is I<sub>COH</sub> and is obtained by setting V1 = V2 = V3 = V4 = 6 V, V<sub>MP</sub> = V<sub>DD</sub>, and V<sub>COP</sub> = V<sub>DD</sub>. And pin current for COP at "Low" is I<sub>COL</sub> and is obtained by setting V1 = V2 = V3 = V4 = 3.5 V, V<sub>MP</sub> = V<sub>DD</sub>, and V<sub>COP</sub> = 0.5 V. Pin current for DOP at "Low" is I<sub>DOL</sub> and is obtained by setting V1 = V2 = V3 = V4 = 3.5 V, V<sub>MP</sub> = V<sub>DD</sub>, and V<sub>DOP</sub> = 0.5 V. And pin current for COP at "High" is I<sub>COH</sub> and is obtained by setting V1 = V2 = V3 = V4 = 3.5 V, V<sub>MP</sub> = V<sub>DD</sub>, and V<sub>DOP</sub> = 0.5 V. And pin current for COP at "High" is I<sub>COH</sub> and is obtained by setting V1 = V2 = V3 = V4 = 3.5 V, V<sub>MP</sub> = V<sub>DD</sub>-1 V, and V<sub>DOP</sub> = V<sub>DD</sub>-0.5 V.

Pin current for VBATOUT at "High" is  $I_{VBATH}$  and is obtained by setting CTL3 and CTL4 are open and  $V_{BATOUT} = V_{OFF3}-0.5 \text{ V}$ . And pin current for VBATOUT at "Low" is  $I_{VBATL}$  and is obtained by setting  $V_{BATOUT} = V_{OFF3}+0.5 \text{ V}$ .











Test circuit 7



Test circuit 9

Figure 5 (2 / 2)



Test circuit 6



Test circuit 8

### Operation

#### 1. Battery protection circuit

#### Remark Refer to "■ Battery Protection IC Connection Example".

Battery protection protects batteries from overcharge and overdischarge, and also protects external FETs from overcurrent.

#### 1.1 Normal status

When all of the battery voltages are in the range from  $V_{DLn}$  to  $V_{CUn}$  and the discharge current is lower than a specified value (the VMP pin voltage is lower than  $V_{IOV1}$ ), the charging and discharging FETs are turned on.

#### 1.2 Overcharge status

When any one of the battery voltages becomes higher than  $V_{CUn}$  and the state continues for  $t_{CU}$  or longer, the COP pin becomes high impedance and is pulled up to EB+ pin voltage by an external resistor, and the charging FET is turned off to stop charging. The overcharge status is released when one of the following two conditions holds.

- (a) All battery voltages become lower than  $V_{\text{CUn}} + V_{\text{HCn}}.$
- (b)  $V_{DD}-V_{MP}>V_{IOV1}$  (A load is connected, and discharging starts.)

#### 1.3 Overdischarge status

When any one of the battery voltages becomes lower than  $V_{DLn}$  and the state continues for  $t_{DL}$  or longer, the DOP pin voltage becomes  $V_{DD}$  level, and the discharging FET is turned off to stop discharging. This is the overdischarge status.

#### 1.4 Power down status

After stopping discharging due to overdischarge status, the S-8243 enters power down status. In this status, almost all circuits of the S-8243 are stopped to save current consumption. The current consumption becomes lower than  $I_{PDN}$ . In the power down status, the VMP pin is pulled down to  $V_{SS}$  level by the internal  $R_{VSM}$  resistor. In power down status, output pin voltages are fixed at the following levels.

(a) COP High	n-Z (Charging	FET is turned off)
--------------	---------------	--------------------

- (b) DOP  $V_{DD}$  (Discharging FET is turned off)
- (c) VREG V<sub>SS</sub> (Voltage regulator circuit is off)

(d) VBATOUT  $V_{SS}$  (Battery voltage monitor amp circuit is off)

The power down status is released when the following condition holds.

(a)  $V_{MP}$ > $V_{IOV3}$  (A charger is connected, and charging starts.)

The overdischarging status is released when the following condition holds.

(a) All of the battery voltages are V<sub>DLn</sub> or higher, and the VMP pin voltage is VDD / 2 or higher. (A charger is connected.)

#### 1.5 Overcurrent status

The S-8243 has three overcurrent detection levels ( $V_{IOV1}$ ,  $V_{IOV2}$  and  $V_{IOV3}$ ) and three overcurrent detection delay times ( $t_{IOV1}$ ,  $t_{IOV2}$  and  $t_{IOV3}$ ) corresponding to each overcurrent detection levels. When the discharging current becomes higher than a specified value (the voltage between  $V_{DD}$  and  $V_{MP}$  is greater than  $V_{IOV1}$ ) and the state continues for  $t_{IOV1}$  or longer, the S-8243 enters the overcurrent status in which the DOP pin voltage becomes  $V_{DD}$  level to turn off the discharging FET to stop discharging, the COP pin becomes high impedance and is pulled up to EB+ pin voltage by an external resistor to turn off the charging FET to stop charging, and the VMP pin is pulled up to  $V_{DD}$  voltage by the internal resistor  $R_{VDM}$ . Operation of two other overcurrent detection levels ( $V_{IOV2}$  and  $V_{IOV3}$ ) and overcurrent detection delay times ( $t_{IOV2}$  and  $t_{IOV3}$ ) is the same as that for  $V_{IOV1}$  and  $t_{IOV1}$ .

The overcurrent status is released when the following condition holds.

(a)  $V_{MP} > \{V_{IOV3} / (1 - V_{IOV3}) \times 3 / 5 - 2 / 5\} \times R_{VDM}$  (A load is released, and the impedance between the EB- and EB+ pin becomes higher.)

#### 1.6 0 V battery charging function

guaranteed.

Regarding the charging of a self-discharged battery (0 V battery) the S-8243 has two functions from which one should be selected.

- (a) 0 V battery charging is allowed (0 V battery charging is available)
   When a charger voltage is higher than V<sub>0CHA</sub>, 0 V battery can be charged.
- (b) 0 V battery charging is forbidden (0 V battery charging is impossible)
   When one of the battery voltages is lower than V<sub>0INH</sub>, 0 V battery can not be charged.

# Caution When the VDD pin voltage is lower than minimum of V<sub>DSOP</sub>, the operation of S-8243 series is not

#### 1.7 Delay time setting

Overcharge detection delay times ( $t_{CU1}$  to  $t_{CU4}$ ) are determined by the external capacitor at the CCT pin. Overdischarge detection delay times ( $t_{DL1}$  to  $t_{DL4}$ ) and overcurrent detection delay time 1 ( $t_{IOV1}$ ) are determined by the external capacitor at CDT pin. Overcurrent detection delay time 2,3 ( $t_{IOV2}$ ,  $t_{IOV3}$ ) are fixed internally.

S-8243AAC, S-8243AAD, S-8243BAE, S-8243BAF, S-8243BAH

		min.	typ.	max.	
t <sub>CU</sub> [s]	= Delay factor (	5	10	15	$) \times C_{CT} [\mu F]$
t <sub>DL</sub> [ms]	= Delay factor (	500	1000	1500	$) \times C_{DT} [\mu F]$
t <sub>IOV1</sub> [ms]	= Delay factor (	50	100	150	$) \times C_{\text{DT}} [\mu F]$

#### S-8243BAD

		min.	typ.	max.	
t <sub>CU</sub> [s]	= Delay factor (	5	10	15	$) \times C_{CT} [\mu F]$
t <sub>DL</sub> [ms]	= Delay factor (	555	1110	2220	$) \times C_{DT} [\mu F]$
t <sub>IOV1</sub> [ms]	= Delay factor (	33.1	66.2	132	) × $C_{DT}$ [µF]

#### 2. Voltage regulator circuit

Built-in voltage regulator can be used to drive a micro computer, etc. The voltage regulator supplies voltage of 3.3 V (3 mA maximum) and an external capacitor is needed.

# Caution In the power down status the voltage regulator output is pulled down to the V<sub>SS</sub> level by an internal resistor.

#### 3. Battery monitor amp circuit

Battery monitor amp sends information of the batteries to a microcomputer. The battery monitor amp output is controlled and selected by CTL3 and CTL4 pins to give the following two voltages.

- (a)  $V_{BATn} = GAMPn \times V_{BATTERYn} + V_{OFFn}$  where GAMPn is the n-th voltage gain of the amp,  $V_{BATTERYn}$  is the n-th battery voltage, and  $V_{OFFn}$  is the n-th offset voltage of the amp.
- (b) N-th offset voltage  $V_{OFFn}$

Each battery voltage  $V_{BATTERYn}$  (n = 1 to 4) is thus calculated by following equation.  $V_{BATTERYn} = (V_{BATn} - V_{OFFn}) / GAMPn$  (n = 1, 2, 3, 4)

After the state of CTL3 and CTL4 are changed, a time between 25  $\mu$ s and 250  $\mu$ s is needed for the battery monitor amp to become stable.

#### Caution In the power down status the battery monitor amp output is the V<sub>SS</sub> level.

#### 4. CTL pins

The S-8243 has four control pins. The CTL1 and CTL2 pins are used to control the COP and DOP pin output voltages. CTL1 takes precedence over CTL2. CTL2 takes precedence over the battery protection circuit. The CTL3 and CTL4 pins are used to control the VBATOUT pin output voltage.

Input		Output				
CTL1 pin	CTL2 pin	External discharging FET	External charging FET			
High	High	OFF	OFF			
High	Open	OFF	OFF			
High	Low	OFF	OFF			
Open	High	OFF	OFF			
Open	Open	OFF	OFF			
Open	Low	OFF	OFF			
Low	High	Normal <sup>*1</sup>	OFF <sup>*2</sup>			
Low	Open	Normal <sup>*1</sup>	Normal <sup>*1</sup>			
Low	Low	OFF	Normal <sup>*1</sup>			

#### Table 9 CTL1 and CTL2 Mode

\*1. States are controlled by voltage detection circuit.

\*2. Off state is brought after the overcharge detection delay time  $t_{CU}$ .

Innut		Output				
CTL3 pin	CTL4 pin	V <sub>BATOUT</sub> (A series)	V <sub>BATOUT</sub> (B series)			
High	High	V1 Offset	V1 Offset			
High	Open	V1 × 0.2 + V1 Offset	V1 × 0.2 + V1 Offset			
High	Low	Don't use.	V2 Offset			
Open	High	Don't use.	$V2 \times 0.2 + V2$ Offset			
Open <sup>*1</sup>	Open <sup>*1</sup>	V2 Offset	V3 Offset			
Open	Low	$V2 \times 0.2 + V2$ Offset	$V3 \times 0.2 + V3$ Offset			
Low	High	V3 Offset	V4 Offset			
Low	Open	$V3 \times 0.2 + V3$ Offset	$V4 \times 0.2 + V4$ Offset			
Low	Low	Don't use.	Don't use.			

#### Table 10 CTL3 and CTL4 Mode

\*1. CTL3 and CTL4 pins should be open when a microcomputer is not used.

Caution Please note unexpected behavior might occur when electrical potential difference between the CTL pin ("L" level) aMSS is generated through the external filter (R<sub>VSS</sub> and C<sub>VSS</sub>) as a result of input voltage fluctuations.

### Timing Charts

#### 1. Overcharge detection, Over discharge detection



\*1. State depends on CTL3 and CTL4 input levels. Refer to Figure 9.

\*2. <1>: Normal status, <2>: Overcharge status, <3>: Overdischarge status, <4>: Power down status

**Remark** The charger is assumed to charge with a constant current.  $V_{EB+}$  indicates the open voltage of the charger.

#### 2. Overcurrent detection



\*1.  $V_{RETURN} = V_{DD} / 6$  (typ.)

\*2. State depends on CTL3 and CTL4 input levels. Refer to Figure 9.

\*3. <1>: Normal status, <2>: Overcurrent status

**Remark** The charger is assumed to charge with a constant current. V<sub>EB</sub>+ indicates the open voltage of the charger.

### 3. CTL1, CTL2 pin voltage



\*1. State depends on each battery voltage and the VMP pin voltage.

\*2. State depends on CTL3 and CTL4 input levels. Refer to Figure 9.

#### 4. CTL3, TL4 pin voltage

	V <sub>DD</sub>	<b>.</b>			·	·		·	;;	
DOP pin		(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
voltage <sup>1</sup>	$V_{\text{SS}}$									
		t								
COP pin	$V_{EB}$ +									
voltage *1	M	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
	V <sub>SS</sub>	⊾ <b>≜</b>								
S-8243A	V <sub>OUT</sub>									
(3-senarceir) VBATOUT	V <sub>BAT</sub> .		V1 × 0.2	Don't	Don't		V2 × 0.2		V3 × 0.2	Don't
pin voltage	V <sub>OFF</sub>	V1 offset	+V1 offset	use -	use	V2 offset	+V2 offset	V3 offset	+V3 offset	use
	N A	t								
S-8243B	V <sub>OUT</sub>				<b></b>	+ 				
VBATOUT	V <sub>BAT</sub>		V1 × 0.2		$V2 \times 0.2$	<b> </b>	V3 × 0.2	<b> </b>	V4 × 0.2	Don't
pin voltage	V <sub>SS</sub>	V1 offset	+V1 offset	V2 offset	+V2 offset	V3 offset	+V3 offset	V4 offset	+V4 offset	use
	Vnn	t								
VREG pin	V <sub>OUT</sub>									
voltage										
	$V_{SS}$			 			 			
	V <sub>DD</sub>									
CTL3 pin	V <sub>OUT</sub>						, ,			
voltage	OPEN				<b></b>					
	V <sub>SS</sub>	⊾								►
	V <sub>DD</sub>	<b>[</b>								
CTL4 pin	$V_{\text{OUT}}$									
voltage	OPEN		ļ		<b> </b>					
	$V_{SS}$		i			i				<u> </u>

\*1. State depends on CTL1 and CTL2 and each battery voltage and the VMP pin voltage. Refer to Figure 6 to 8.

# Battery Protection IC Connection Example

#### 1. S-8243A Series





Table 11	Constants for	External Components	
----------	---------------	---------------------	--

No.	Part	Тур.	Range	Unit
1	R <sub>VC2</sub>	1	0.51 to 1 <sup>*1</sup>	kΩ
2	R <sub>VC3</sub>	1	0.51 to 1 <sup>*1</sup>	kΩ
3	R <sub>vss</sub>	10	2.2 to 10 <sup>*1</sup>	Ω
4	R <sub>DOP</sub>	5.1	2 to 10	kΩ
5	R <sub>COP</sub>	1	0.1 to 1	MΩ
6	R <sub>VMP</sub>	5.1	1 to 10	kΩ
7	R <sub>CTL1</sub>	1	1 to 100	kΩ
8	R <sub>CTL2</sub>	1	1 to 10	kΩ
9	R <sub>CTL3</sub>	1	1 to 10	kΩ
10	R <sub>CTL4</sub>	1	1 to 10	kΩ
11	R <sub>VBAT</sub>	0	0 to 100	kΩ
12	C <sub>VC2</sub>	0.047	0.047 to 0.22 <sup>*1</sup>	μF
13	C <sub>VC3</sub>	0.047	0.047 to 0.22 <sup>*1</sup>	μF
14	C <sub>VSS</sub>	4.7	2.2 to 10 <sup>*1</sup>	μF
15	C <sub>CCT</sub>	0.1	More than 0.01	μF
16	C <sub>CDT</sub>	0.1	More than 0.02	μF
17	C <sub>VREG</sub>	4.7	0.68 to 10	μF

\*1. Please set up a filter constant to be  $R_{VSS} \times C_{VSS} \ge 22 \ \mu F \bullet \Omega$  and to be  $R_{VC2} \times C_{VC2} = R_{VC3} \times C_{VC3} = R_{VSS} \times C_{VSS}$ .

Caution1. No resistance should be inserted in the power supply pin VDD.

- 2. The above constants are subject to change without prior notice.
- 3. It has not been confirmed whether the operation is normal or not in circuits other than the above example of connection. In addition, the example of connection shown above and the constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

#### 2. S-8243B Series





 Table 12 Constants for External Components

No.	Part	Тур.	Range	Unit
1	R <sub>VC1</sub>	1	0.51 to 1 <sup>*1</sup>	kΩ
2	R <sub>VC2</sub>	1	0.51 to 1 <sup>*1</sup>	kΩ
3	R <sub>VC3</sub>	1	0.51 to 1 <sup>*1</sup>	kΩ
4	R <sub>vss</sub>	10	2.2 to 10 <sup>*1</sup>	Ω
5	R <sub>DOP</sub>	5.1	2 to 10	kΩ
6	R <sub>COP</sub>	1	0.1 to 1	MΩ
7	R <sub>VMP</sub>	5.1	1 to 10	kΩ
8	R <sub>CTL1</sub>	1	1 to 100	kΩ
9	R <sub>CTL2</sub>	1	1 to 10	kΩ
10	R <sub>CTL3</sub>	1	1 to 10	kΩ
11	R <sub>CTL4</sub>	1	1 to 10	kΩ
12	R <sub>VBAT</sub>	0	0 to 100	kΩ
13	C <sub>VC1</sub>	0.047	0.047 to 0.22 <sup>*1</sup>	μF
14	C <sub>VC2</sub>	0.047	0.047 to 0.22 <sup>*1</sup>	μF
15	C <sub>VC3</sub>	0.047	0.047 to 0.22 <sup>*1</sup>	μF
16	C <sub>VSS</sub>	4.7	2.2 to 10 <sup>*1</sup>	μF
17	C <sub>CCT</sub>	0.1	More than 0.01	μF
18	C <sub>CDT</sub>	0.1	More than 0.02	μF
19	C <sub>VREG</sub>	4.7	0.68 to 10	μF

\*1. Please set up a filter constant to be  $R_{VSS} \times C_{VSS} \ge 22 \ \mu F \bullet \Omega$  and to be  $R_{VC1} \times C_{VC1} = R_{VC2} \times C_{VC2} = R_{VC3} \times C_{VC3} = R_{VSS} \times C_{VSS}$ .

Caution1. No resistance should be inserted in the power supply pin VDD.

- 2. The above constants are subject to change without prior notice.
- 3. It has not been confirmed whether the operation is normal or not in circuits other than the above example of connection. In addition, the example of connection shown above and the constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

### Precautions

- Pay attention to the operating conditions for input/output voltage and load current so that the power loss in the IC does not exceed the package power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Seiko Instruments Inc. shall not be responsible for any patent infringement by products including the S-8243 series, the method of using the S-8243 series in such products, the product specifications or the country of destination thereof.