



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



S1D13515 / S2D13515 Display Controller

Hardware Functional Specification

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2006 - 2011, All rights reserved.

Table Of Contents

Chapter 1 Introduction	11
1.1 Scope	11
1.2 Overview Description	11
Chapter 2 Features	12
2.1 Memory	12
2.2 CPU Interfaces	12
2.3 Panel Interface Support	13
2.4 Display Features	14
2.5 Embedded CPU	14
2.6 Sprite Engine	15
2.7 Video / Camera Input	15
2.8 Clock Source	15
2.9 Miscellaneous	16
Chapter 3 Typical Implementation Use Cases	17
3.1 Use Case 1 - Heads-Up Display (HUD) with LCD Panel	17
3.2 Use Case 2 - Dual-View Panel with Streaming Data and Camera Input	18
Chapter 4 Block Diagram	19
Chapter 5 Pins	20
5.1 Pinout Diagram (QFP22 256-pin)	20
5.2 Pinout Diagram (PBGA 256-pin)	21
5.3 Pin Descriptions	22
5.3.1 Host Interface	23
5.3.2 LCD Interface	26
5.3.3 SDRAM Interface	27
5.3.4 Camera / I2C Interface	28
5.3.5 SPI Flash Interface	28
5.3.6 I2S Interface	29
5.3.7 Miscellaneous	29
5.3.8 Power And Ground	31
5.4 Configuration Pins	32
5.5 Host Interface Pin Mapping	34
5.6 LCD / Camera2 Pin Mapping	39
Chapter 6 D.C. Characteristics	41
Chapter 7 A.C. Characteristics	44
7.1 Clock Timing	44
7.1.1 Input Clocks	44

7.1.2	Internal Clocks	45
7.1.3	PLL Clock	46
7.2	Power Supply Sequence	47
7.2.1	Power Supply Structure	47
7.2.2	Power-On Sequence	48
7.2.3	Power-Off Sequence	48
7.3	RESET# Timing	49
7.4	Parallel Host Bus Interface Timing	50
7.4.1	Direct/Indirect Intel 80 Type 1	50
7.4.2	Direct/Indirect Intel 80 Type 2	54
7.4.3	Direct Marvell PXA3xx VLIO	58
7.4.4	Direct/Indirect Renesas SH4	62
7.4.5	Direct/Indirect Freescale MPC555 (Non-burst Mode)	66
7.4.6	Direct/Indirect Freescale MPC555 (Burst Mode)	70
7.4.7	Direct/Indirect TI TSM470 (Non-burst Mode)	74
7.4.8	Direct/Indirect TI TSM470 (Burst Mode)	78
7.4.9	Direct/Indirect NEC V850 Type 1	82
7.4.10	Direct/Indirect NEC V850 Type 2	86
7.5	Serial Host Bus Interface Timing	90
7.5.1	SPI	90
7.5.2	I2C	92
7.6	Panel Interface Timing	93
7.6.1	Generic TFT Panel Timing	93
7.6.2	ND-TFD 8-Bit Serial Interface Timing	98
7.6.3	ND-TFD 9-Bit Serial Interface Timing	100
7.6.4	a-Si TFT Serial Interface Timing	102
7.6.5	uWIRE Serial Interface Timing	103
7.6.6	24-Bit Serial Interface Timing	104
7.6.7	Sharp DualView Panel Timing	105
7.6.8	EID Double Screen Panel Timing (TCON Enabled)	110
7.7	Camera Interface Timing	118
7.8	SDRAM Interface Timing	119
7.9	I2S Interface Timing	121
7.10	Keypad Interface Timing	123
7.11	Serial Flash (SPI) Interface Timing	126
	Chapter 8 Memory Map	127
	Chapter 9 Clocks	128
	Chapter 10 Registers	129
10.1	Register Mapping	129

10.2	Register Set	130
10.3	Register Restrictions	140
10.4	Register Descriptions	140
10.4.1	System Control Registers	140
10.4.2	Host Interface Registers	159
10.4.3	Bit Per Pixel Converter Configuration Registers	164
10.4.4	I2S Control Registers	181
10.4.5	I2S DMA Registers	187
10.4.6	GPIO Registers	190
10.4.7	Keypad Registers	195
10.4.8	PWM Registers	202
10.4.9	SDRAM Read/Write Buffer Registers	207
10.4.10	Warp Logic Configuration Registers	217
10.4.11	Blending Engine Configuration Registers	233
10.4.12	Image Fetcher Configuration Registers	268
10.4.13	LCD Configuration Registers	275
10.4.14	Interrupt Configuration Registers	296
10.4.15	Timer Configuration Registers	317
10.4.16	SPI Flash Memory Interface Registers	321
10.4.17	Cache Control Register	325
10.4.18	Camera Interface Registers	326
10.4.19	DMA Controller Registers	354
10.4.20	SDRAM Controller Configuration Registers	366
10.4.21	LCD Panel Configuration Registers	369
10.4.22	Sprite Registers	414
10.4.23	Sprite Memory Based Registers	421
Chapter 11	Operating Configurations and States	432
11.1	Hard Reset State	433
11.2	C33PE Run State	438
11.3	C33PE Reset State	439
11.4	Power Save State	439
11.5	Soft Reset State	439
Chapter 12	Bit-Per-Pixel Converter Functional Description	440
12.1	System Level Connections	442
Chapter 13	Display Subsystem	443
13.1	Block Diagram	443
13.2	Hardware Blocks	446
13.2.1	LCD Panel Interface	446
13.2.2	Blending Engine	451

13.2.3	Warp Engine	460
13.2.4	CH1OUT Writeback	462
13.2.5	Warp Writeback	463
13.2.6	Image Fetcher	463
13.2.7	Input Selectors for LCD Panel Interface	464
13.3	Memory Organization of Frames	465
13.3.1	“Line-by-Line” Image Storage	465
13.3.2	“Tiled Frame” Image Storage	466
13.4	Frame Double-Buffering Scheme	467
13.4.1	Overview	467
13.4.2	Frame Producer Flowchart	469
13.4.3	Frame Consumer Flowchart	470
13.4.4	Registers for Frame Double-Buffering Control	471
13.5	Gamma LUT	474
Chapter 14 I2S Audio Output Interface		476
14.1	Overview of Operation	476
14.2	Audio Data Formats and Organization in Memory	477
14.3	WS Polarity	477
14.4	Channel Data Blanking	477
14.5	WS Timing in Relation to SDO	477
14.6	PCM Data Bit Order	478
14.7	WS/SCK Signal Direction	478
14.8	Interrupts	478
14.8.1	I2S FIFO Interrupts	478
14.8.2	I2S DMA Interrupt	478
14.9	I2S Typical Operation Flow	479
Chapter 15 2D BitBLT		481
15.1	ROM Monitor BitBLT Functions	481
15.2	Loadable BitBLT Functions	482
15.2.1	Small Library	482
15.2.2	Large Library	482
15.2.3	Other Libraries	482
Chapter 16 Sprite Engine		483
16.1	Sprite Data Path	484
16.2	8 Sprite Support with Z-ordering Transparency	485
16.3	8 Sprite Support with Z-ordering Alpha-Blending	486
16.4	Reference Point Based 90°, 180° and 270° Rotation + Mirror	488
16.5	Sprite Display Orientation and Positioning	489
16.6	Sprite Programming Flow	494

Chapter 17 SDRAM Interface	497
17.1 SDRAM Device Types	497
17.2 SDRAM Timing Options	499
17.2.1 tRP Timing Parameter	499
17.2.2 tRCD Timing Parameter	499
17.2.3 tRAS Timing Parameter	499
17.3 SDRAM Initialization	500
17.4 Self-Refresh Mode	501
Chapter 18 SDRAM Read/Write Buffer	502
18.1 Introduction	502
18.2 Operation	502
18.2.1 Write Operation	504
18.2.2 Read Operation	505
18.2.3 Interrupts	506
Chapter 19 Pulse Width Modulation (PWM)	507
Chapter 20 General-Purpose IO Pins	509
Chapter 21 Host Interface	512
21.1 Overview	512
21.2 Intel80 Type1 Interface	514
21.3 Intel80 Type2 Interface	515
21.4 NEC V850 Type1 Interface	516
21.5 NEC V850 Type2 Interface	517
21.6 Renesas SH4 Interface	518
21.7 Marvell PXA3xx Interface	519
21.8 TI TMS470 Interface	520
21.9 MPC555 Interface	521
21.10 SPI Host Interface	522
21.11 I2C Host Interface	526
21.12 Host Interface Access Methods	529
21.12.1 Direct Mode	529
21.12.2 Indirect Mode	531
21.13 Initialization Examples	533
Chapter 22 Camera Interface Subsystem	535
22.1 Overview	535
22.2 IO Pins for Camera Interfaces	536
22.2.1 8-bit Camera Interface	536
22.2.2 RGB Streaming Input Interface	536
22.3 Camera Input Interface	537
22.4 Resizer	538

22.5	YUV-to-RGB Converter	539
22.6	Camera Writer	540
Chapter 23	Keypad Interface	541
23.1	Keypad Pin Mapping	541
23.2	Scanning Operation	541
23.3	Input Glitch Filter	542
23.4	General-Purpose Input Function	542
23.5	Interrupts	542
23.6	Keypad Operation Flow	543
Chapter 24	Timers	545
24.1	Watchdog Timer	545
24.2	Timer 0	545
24.3	Timer 1	545
24.4	Timer Operation Flow	546
Chapter 25	SPI Flash Memory Interface	547
25.1	Overview	547
25.2	IO Pins for SPI Interface	548
25.3	SPI Interface Registers	548
25.3.1	SPI Flash Chip Select Control Register	548
25.3.2	SPI Flash Control Register	548
25.3.3	SPI Flash Data Control Register	549
25.3.4	SPI Flash Write Data Register	549
25.3.5	SPI Flash Read Data Register	549
25.3.6	SPI Flash Status Register	549
25.4	SPI Interface Operation Flow	550
25.5	SPI Flash Interface Timing	555
Chapter 26	JTAG Interface	556
26.1	JTAG Pins	556
26.2	TAP Controller	557
26.2.1	TAP Controller Paths	557
26.2.2	TAP Controller Main State	557
26.2.3	TAP Controller State Machine	558
26.3	JTAG Instruction Codes	559
26.3.1	Boundary Scan Cell Definitions	560
26.3.2	Example BSDL File for the S2D13515	560
Chapter 27	Design Considerations	572
27.1	Guidelines for PLL Power Layout	572
Chapter 28	Mechanical Data	574

Chapter 29 References 578
Chapter 30 Change Record 579

Chapter 1 Introduction

1.1 Scope

This is the Hardware Functional Specification for the S1D13515/S2D13515 Display Controller. Included in this document are timing diagrams, AC and DC characteristics, register descriptions, and power management descriptions. This document is intended for two audiences: Video Subsystem Designers and Software Developers.

This document is updated as appropriate. Please check for the latest revision of this document before beginning any development. The latest revision can be downloaded at www.erd.epson.com.

We appreciate your comments on our documentation. Please contact us via email at documentation@erd.epson.com.

1.2 Overview Description

The S1D13515/S2D13515 is a highly integrated color LCD graphics controller with external memory interface. The architecture is designed to meet the needs of automotive and embedded markets requiring a flexible LCD solution. For automotive applications, the S2D13515 has three primary target placements within a vehicle.

1. Heads-Up Display
2. Instrument Cluster
3. Center Console

The S1D13515/S2D13515 advances on the successes of other Epson LCD controllers by embedding a proprietary 32-bit RISC CPU and associated accelerator blocks to achieve an increase in flexibility and functionality over previous designs. Routines are provided allowing for audio playback, 2D BitBLT operations, warp and filtering before display operations, and the ability to offer OpenGL-ES 1.1 support. In particular, the warp functions make this an ideal solution for the automotive Heads-Up Display (HUD) market, or pseudo 3D navigation displays.

The S1D13515/S2D13515 is an affordable, low power device which uses a flexible external SDRAM memory interface to provide its frame buffer. It supports a wide variety of CPU interfaces and LCD panel types, including Double Display panels, which makes it an excellent choice for instrumentation or center cluster applications. While focusing on the automotive market, the S1D13515/S2D13515's impartiality to CPU type or operating system makes it an ideal display solution for a wide variety of other markets.

The S1D13515/S2D13515 design includes some of the following key features:

1. Warp engine for HUD projection correction
2. Embedded 32-bit proprietary RISC CPU
3. Support for two TFT Displays simultaneously
4. Support for Double Display LCD panels from Epson and Sharp
5. The ability to provide OpenGL-ES library functionality
6. The ability to playback audio
7. The ability to reset and display an image without the Host CPU involvement

Chapter 2 Features

2.1 Memory

- Uses external SDRAM which is:
 - Accessible by both the internal and Host CPUs
 - Used for executable code, data, and the frame buffer
 - Addressable through direct or indirect access modes
 - Accessible linearly in configurable 4M byte paging windows (direct access mode)
- SDRAM Interface:
 - SDRAM Clock Frequency: 100Mhz (typical)
 - Supports x16 and x32 SDRAM interfaces (x32 is strongly recommended in most cases)
 - Supports 8/16/32/64M bytes of 4 bank SDRAM
 - Low power design

2.2 CPU Interfaces

Note

The S1D/S2D13515 supports Little Endian interface only.

- Direct and indirect interface support for the following CPU interfaces:
 - Intel 80 Types 1 and 2 (8/16-bit)
 - Renesas SH-4 (8/16-bit)
 - FreeScale MPC555 PowerPC bus interface with burst and non-burst modes (16-bit Little Endian configuration only)
 - NEC V850 Types 1 and 2 (8/16-bit)
 - Texas Instruments TMS470 with burst mode (16-bit only)
 - Marvell PXA3xx (16-bit Direct only)
- Serial Host Interface
 - SPI
 - I2C

2.3 Panel Interface Support

- Single or Dual panels (dual panel implementations can have independent images)
 - LCD1 supports:
 - 12/16/18-bit interface for Generic TFT/TFD
 - Optionally, LCD1 pins can be used for a second Camera / RGB data stream
 - LCD2 supports:
 - 12/16/18/24-bit interface for Generic TFT/TFD
 - EID Double Screen panel
 - Sharp DualView panel
 - Optional Serial Command interface supports:
 - a-Si TFT interface (8-bit)
 - TFT w/u-Wire interface (16-bit)
 - EPSON ND-TFD 4 pin interface (8-bit)
 - EPSON ND-TFD 3 pin interface (9-bit)
 - 24-bit serial
 - Panel Resolution Examples:
 - 800x480 + 320x240 @ 32 bpp, 60Hz
 - 1024x768 @ 32 bpp, 60Hz
- TV-Out can be achieved by connecting an external TV encoder, such as the S1D13746, to the LCD outputs

2.4 Display Features

- Four input window sources can be stored in SDRAM (Main/Aux/OSD/LCD Fetcher) and support:
 - 8/16/24 bpp color depths
 - Hardware / Software Double Buffer Frame Control
 - Horizontal Flip
 - Virtual Width
 - Alpha Blending for the OSD
- Blending Engine can combine various input window sources for output
 - Three input sources
 - Input sources can be blended in four different ways
- Warp logic for HUD projection correction or other distortion compensation
 - Processed image can be sent back to SDRAM
- Camera1 or Camera2 image can be stored in SDRAM and used for Main/Aux/OSD/LCD Fetcher/Warp/Sprite
- Interrupt
 - Maskable Non-Display (Vsync) Interrupt support
 - Delayed version of Vsync Interrupt support
 - All interrupts are sent to the internal CPU, but can also be redirected to the HOST

2.5 Embedded CPU

- Embedded CPU Speed: 50MHz (typical)
- 32-bit RISC CPU with the following routines:
 - Audio decode (supported codecs: MP3, AAC, WAV, ADPCM, Ogg Vorbis)
 - 2D BitBLT Acceleration with API
Some functions will be embedded in mask ROM, others will be provided as optional.
 - OpenGL-ES Assist (OpenGL-ES v1.1 compliant)
 - OEM defined functions

2.6 Sprite Engine

- 2D Sprite Engine
 - Up to Eight Sprites
 - Image rotation and mirror functions
 - Alpha Blending
 - Typical usage: Instrument Cluster, Simple GUI composition, etc.

2.7 Video / Camera Input

- Video / Camera input port supporting one of the following configurations:
 - up to two 8-bit cameras
 - up to two RGB data streams
 - one 8-bit camera and one RGB data stream
 - Note: When the second camera input is used, only a single panel is available.
- Supports ITU-R BT.656 YUV format
- Supports Interlaced or Progressive input
- Supports down-scaling of the video input stream
- Captures YUV Data into SDRAM as RGB format

2.8 Clock Source

- Flexible Clock Structure:
 - Two embedded PLLs
 - Built-in crystal input
 - Digital clock input
- Clocks are dynamically turned off when modules are not needed


2.9 Miscellaneous

- Internal System Clock Speed: 50MHz (typical)
- IRQ output pin
 - Multiple interrupt sources (LCD1 / LCD2 / DMA / Timer / Keypad / etc.)
- I2C interface (typically used for camera)
- I2S interface (typically used for audio output)
- PWM: 2 channel for backlight control
- SPI Flash Memory interface
- Keypad Interface
 - 5 x 5 matrix support
- Software initiated power save mode
- General Purpose Input/Output pins are available
- IO operates at 3.3 volts \pm 0.3v
- Core operates at 1.8 volts \pm 0.15v
- Packages:
 - S1D13515B00B - PBGA1U 256-pin package (Body Size: 17 x 17 x 1.7 mm, Ball pitch: 1.0 mm)
 - S2D13515B00B - PBGA1U 256-pin package (Body Size: 17 x 17 x 1.7 mm, Ball pitch: 1.0 mm)
 - S1D13515F00A - QFP22 256-pin package (Body Size: 28 x 28 x 1.4 mm, Pin pitch: 0.4 mm)
 - S2D13515F00A - QFP22 256-pin package (Body Size: 28 x 28 x 1.4 mm, Pin pitch: 0.4 mm)
- Temperature Range:
 - S1D13515; -40° C to +85° C
 - S2D13515; -40° C to +105° C



Chapter 3 Typical Implementation Use Cases

The following are generic Use Cases. For specific implementations of the S1D13515 and S2D13515, please see the Application Notes.

3.1 Use Case 1 - Heads-Up Display (HUD) with LCD Panel



3.2 Use Case 2 - Dual-View Panel with Streaming Data and Camera Input



Chapter 4 Block Diagram




Figure 4-1: Block Diagram

Chapter 5 Pins

5.1 Pinout Diagram (QFP22 256-pin)




Figure 5-1: QFP22-256 Pin Mapping

5.2 Pinout Diagram (PBGA 256-pin)




Figure 5-2: PBGA1U-256 Pin Mapping

Table 5-1: PBGA1U-256 Pin Mapping

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	VSS	VCP1	PLL2VDD	VCP2	OSCI	OSCO	CM1CLKOUT	CM1DAT5	MEMA0	MEMA6	MEMDQ1	MEMCLK	MEMDQ21	MEMDQ23	SDVDD	VSS	A
B	CLKI	PLL1VDD	PLL1VSS	PLL2VSS	OSCVDD	OSCVSS	CM1CLKIN	CM1VREF	MEMA1	SDVDD	MEMDQ18	VSS	MEMDQ6	MEMDQ8	MEMDQ25	MEMDQ10	B
C	AB20	VSS	CM1DAT0	CM1DAT1	CM1DAT2	CM1DAT3	VSS	CM1FIELD	MEMA3	MEMDQ0	MEMDQ4	COREVDD	MEMDQ22	MEMDQ9	MEMDQ26	MEMDQ11	C
D	AB15	AB16	AB18	AB19	CM1DAT4	COREVDD	CM1DAT6	SDA	MEMA5	MEMDQ16	VSS	MEMDQ20	MEMDQ24	SDVDD	MEMDQ27	MEMDQ12	D
E	COREVDD	HIOVDD	AB13	AB14	AB17	CM1DAT7	CM1VDD	SCL	MEMA7	MEMDQ2	SDVDD	MEMDQ7	VSS	MEMDQ28	VSS	COREVDD	E
F	AB6	AB7	AB10	VSS	AB11	AB12	CM1HREF	MEMA2	MEMDQ17	MEMDQ19	MEMDQ5	MEMDQ29	MEMDQ14	MEMDQ30	MEMA8	SDVDD	F
G	HIOVDD	AB2	AB3	AB4	AB5	AB8	AB9	MEMA4	MEMDQ3	MEMDQ13	MEMDQ15	MEMDQ31	VSS	MEMA9	MEMA10	MEMA12	G
H	DB12	DB15	DB13	DB14	VSS	AB0	AB1	VSS	VSS	MEMA11	MEMBA0	MEMBA1	MEMWE#	SDVDD	MEMRAS#	MEMCAS#	H
J	BUSCLK	DB8	DB9	HIOVDD	DB7	DB10	DB11	VSS	VSS	CNF0	MEMDQM3	MEMDQM2	MEMDQM1	MEMDQM0	MEMCS#	MEMCKE	J
K	DB3	DB2	DB4	DB5	DB6	DB1	FP1IO10	FP2IO26	FP2IO18	FP2IO10	TCK	TMS	TRST	VSS	CNF1	CNF2	K
L	DB0	COREVDD	CS#	VSS	HIOVDD	FP1IO16	FP1IO9	FP1IO0	FP2IO21	FP2IO13	SPIDIO	SPICLK	VSS	TESTEN	TDO	TDI	L
M	M/R#	RD#	RD/WR#	BE0#	BS#	FP1IO15	FP1IO8	FP1IO1	FP2IO22	VSS	FP2IO6	PWM2	PWM1	IOVDD	SPICS#	COREVDD	M
N	BE1#	BURST#	BDIP#	VSS	FP1IO21	COREVDD	FP1IO7	VSS	PIO2VDD	FP2IO17	FP2IO14	FP2IO8	WSIO	SDO	SCKIO	MCLKO	N
P	WAIT#	TEA#	FP1IO19	FP1IO14	FP1IO20	VSS	FP1IO4	FP1IO2	FP2IO24	FP2IO19	FP2IO15	FP2IO9	FP2IO7	FP2IO0	FP2IO2	FP2IO1	P
R	IRQ	RESET#	FP1IO17	FP1IO22	FP1IO13	FP1IO12	FP1IO5	FP1IO3	FP2IO25	FP2IO20	PIO2VDD	FP2IO12	VSS	FP2IO4	VP2IO3	PIO2VDD	R
T	VSS	FP1IO18	FP1IO11	PIO1VDD	FP1IO23	PIO1VDD	FP1IO6	PIO1VDD	FP2IO27	FP2IO23	FP2IO16	COREVDD	FP2IO11	PIO2VDD	FP2IO5	VSS	T
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

5.3 Pin Descriptions

Key:

Pin Types

I	=	Input
O	=	Output
IO	=	Bi-Directional (Input/Output)
P	=	Power pin

RESET# States

H	=	High level output
L	=	Low level output
Z	=	High Impedance (Hi-Z)
1	=	Pull-up resistor on input
0	=	Pull-down resistor on input
#	=	Active low level

Table 5-2: Cell Descriptions

Cell	Description
ILTR	Low voltage transparent input
OLTR	Low voltage transparent output
IC	LVC MOS input
ICS	LVC MOS schmitt input
ICD1T	LVC MOS input with pull-down resistor (50kΩ@3.3V) with Test Function
ICSU1T	LVC MOS schmitt input with pull-up resistor (50kΩ@3.3V) with Test Function
ICSU2T	LVC MOS schmitt input with pull-up resistor (100kΩ@3.3V) with Test Function
ICSD1T	LVC MOS schmitt input with pull-down resistor (50kΩ@3.3V) with Test Function
IOC2P1T	Low noise LVC MOS IO buffer (2mA/4mA@3.3V) with pull-up resistor (50kΩ@3.3V) with Test Function
IOC2P2T	Low noise LVC MOS IO buffer (2mA/4mA@3.3V) with pull-up resistor (100kΩ@3.3V) with Test Function
IOC2D1T	Low noise LVC MOS IO buffer (2mA/4mA@3.3V) with pull-down resistor (50kΩ@3.3V) with Test Function
IOC2D2T	Low noise LVC MOS IO buffer (2mA/4mA@3.3V) with pull-down resistor (100kΩ@3.3V) with Test Function
IOCS2D1T	Low noise LVC MOS schmitt IO buffer (2mA/4mA@3.3V) with pull-down resistor (50kΩ@3.3V) with Test Function
OLT2T	Low noise 3-state Output buffer (2mA/4mA@3.3V) with Test Function
OLT3	Low noise 3-state Output buffer (8mA@ 3.3V)
OLT3T	Low noise 3-state Output buffer (8mA@ 3.3V) with Test Function
P	Power

5.3.1 Host Interface

Many of the host interface pins have different functions depending on the host bus interface that is selected. For a summary of the possible host bus interface configurations and associated pin mapping details, see Section 5.4, “Configuration Pins” on page 32 and Section 5.5, “Host Interface Pin Mapping” on page 34. To determine the RESET# state for each pin, refer to Section 11.1, “Hard Reset State” on page 433.

Table 5-3: Host Interface Pin Descriptions

Pin Name	Type	QFP Pin#	PBGA Pin#	Cell	Power	Description
AB[20:19]	IO	4, 5	C1, D4	IOCS2D1T	HIOVDD	These input/output pins are the host address bus pins 20-19. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
AB18	I	6	D3	ICSD1T	HIOVDD	This input pin is the host address pin 18. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
AB[17:8]	IO	7, 8, 9, 10, 11, 12, 13, 17, 18, 19	E5, D2, D1, E4, E3, F6, F5, F3, G7, G6	IOCS2D1T	HIOVDD	These input/output pins are the host address bus pins 17-6. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
AB7	IO	20	F2	IOCS2D1T	HIOVDD	This input/output pin is the host address bus pin 7. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
AB6	IO	21	F1	IOCS2D1T	HIOVDD	This input/output pin is the host address bus pin 6. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
AB[5:0]	I	22-27	G5, G4, G3, G2, H7, H6	ICSD1T	HIOVDD	These input pins are the host address bus pins 5-0. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
DB[15:10]	IO	30, 31, 32, 33, 34, 35, 36	H2, H4, H3, H1, J7, J6	IOC2D1T	HIOVDD	These input/output pins are the host data bus pins 15-10. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
DB9	IO	36	J3	IOC2D1T	HIOVDD	This input/output pin is the host data bus pin 9. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
DB[8:0]	IO	37, 41, 42, 43, 44, 45, 46, 47, 48	J2, J5, K5, K4, K3, K1, K2, K6, L1	IOC2D1T	HIOVDD	These input/output pins are the host data bus pins 8-0. For a summary of which pins are used for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.
CS#	I	52	L3	ICD1T	HIOVDD	This input pin is Chip Select.
M/R#	IO	53	M1	IOCS2D1T	HIOVDD	This input/output pin has multiple functions. For a summary of the pin functions for each host bus interface configuration, see Section 5.5, “Host Interface Pin Mapping” on page 34.

Table 5-3: Host Interface Pin Descriptions

Pin Name	Type	QFP Pin#	PBGA Pin#	Cell	Power	Description
RD#	I	54	M2	ICD1T	HIOVDD	This input pin has multiple functions. For a summary of the pin functions for each host bus interface configuration, see Section 5.5, "Host Interface Pin Mapping" on page 34.
RD/WR#	I	55	M3	ICD1T	HIOVDD	This input pin has multiple functions. For a summary of the pin functions for each host bus interface configuration, see Section 5.5, "Host Interface Pin Mapping" on page 34.
BE0#	I	56	M4	ICD1T	HIOVDD	This input pin has multiple functions. For a summary of the pin functions for each host bus interface configuration, see Section 5.5, "Host Interface Pin Mapping" on page 34.
BE1#	IO	57	N1	IOC2D1T	HIOVDD	This input/output pin has multiple functions. For the Intel 80 Type 2 Indirect 8-bit Host Interface, this pin must be connected to HIOVDD. For a summary of the pin functions for each host bus interface configuration, see Section 5.5, "Host Interface Pin Mapping" on page 34.
BS#	IO	58	M5	IOC2P2T	HIOVDD	This input/output pin has multiple functions. For a summary of the pin functions for each host bus interface configuration, see Section 5.5, "Host Interface Pin Mapping" on page 34.
BURST#	I	59	N2	IC	HIOVDD	This input pin is Burst Transfer for the MPC555 and TI TMS470 Host interfaces and is used for burst support. For all other host bus interfaces, it is used in combination with the CNF[2:1] pins for selecting the host bus interface. For a summary of all possible host bus interfaces, see Section 5.4, "Configuration Pins" on page 32.
BDIP#	I	60	N3	IC	HIOVDD	This input pin is used for the MPC555 and TI TMS470 Host interfaces and indicates a burst transfer is in progress. For all other host bus interfaces, it is used in combination with the CNF[2:1] pins for selecting the host bus interface. For a summary of all possible host bus interfaces, see Section 5.4, "Configuration Pins" on page 32.

Table 5-3: Host Interface Pin Descriptions

Pin Name	Type	QFP Pin#	PBGA Pin#	Cell	Power	Description
TEA#	IO	61	P2	IOC2D1T	HIOVDD	<p>This input/output pin is Transfer Error Acknowledge and is used for burst support for the MPC555 and TI TMS470 Host interfaces. This signal indicates that a bus error occurred in the current transaction. The MCU asserts this signal when the bus monitor does not detect a bus cycle termination within a reasonable amount of time. The assertion of TEA# causes the termination of the current bus cycle, regardless of the state of TEA#. An external pull-up device is required to negate TEA# quickly, before a second error is detected. That is, the pin must be pulled up within one clock cycle of the time it was tri-stated by the MPC555 / TI TMS470.</p> <p>For all other host bus interfaces, it is used in combination with the CNF[2:1] pins for selecting the host bus interface. For a summary of all possible host bus interfaces, see Section 5.4, "Configuration Pins" on page 32.</p>
WAIT#	IO	62	P1	IOC2P2T	HIOVDD	<p>During a data transfer, this output pin is driven active to force the system to insert wait states. It is driven inactive to indicate the completion of a data transfer. WAIT# is released to a high impedance state after the data transfer is complete. For a summary of the pin functions for each host bus interface configuration, see Section 5.5, "Host Interface Pin Mapping" on page 34.</p>
BUSCLK	I	39	J1	ICD1T	HIOVDD	<p>This input clock is typically used for an external clock source for the Host CPU bus interface. For a summary of the pin functions for each host bus interface configuration, see Section 5.5, "Host Interface Pin Mapping" on page 34.</p>
IRQ	O	63	R1	OLT2T	HIOVDD	<p>This output pin is the IRQ output from the S1D13515/S2D13515.</p>