



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**S1D13719**  
**Mobile Graphics Engine**

# **Hardware Functional Specification**

**Document Number: X59A-A-001-01**

**Status: Revision 1.5**

**Issue Date: 2012/02/28**

© SEIKO EPSON CORPORATION 2003 - 2012. All Rights Reserved.

Information in this document is subject to change without notice. You may download and use this document, but only for your own use in evaluating SEIKO EPSON/EPSON products. You may not modify the document. SEIKO EPSON Semiconductor Operations Div. disclaims any representation that the contents of this document are accurate or current. The Programs/Technologies described in this document may contain material protected under U.S. and/or International Patent laws.

EPSON is a registered trademark of SEIKO EPSON Corporation. All other Trademarks are the property of their respective owners

---



# Table of Contents

<b>1</b>	<b>Introduction</b>	<b>11</b>
1.1	Scope	11
1.2	General Description	11
<b>2</b>	<b>Features</b>	<b>12</b>
2.1	Internal Memory	12
2.2	Registers	12
2.3	Host CPU Interface	12
2.4	Display Support	13
2.5	Display Modes	14
2.6	Display Features	14
2.7	Camera Interface	15
2.8	JPEG Codec	15
2.9	Resizer Functions	16
2.10	Image Data I/O Functions	16
2.11	Image Data Conversion Functions	17
2.12	2D BitBLT Accelerator	18
2.13	SD Memory Card Interface	18
2.14	General Purpose I/O Ports	18
2.15	Clocks	19
2.16	Power Save Functions	19
2.17	Power Supply Voltage	19
2.18	Package	19
<b>3</b>	<b>System Diagrams</b>	<b>20</b>
<b>4</b>	<b>Block Diagram</b>	<b>25</b>
<b>5</b>	<b>Pins</b>	<b>26</b>
5.1	S1D13719 Pinout Diagram (PFBGA-180)	26
5.2	Pin Descriptions	28
5.2.1	Host Interface Pins	29
5.2.2	LCD Interface Pins	31
5.2.3	Camera Interface Pins	34
5.2.4	SD Card Interface Pins	36
5.2.5	Clock Input Pins	37
5.2.6	Miscellaneous Pins	37
5.2.7	Power and Ground Pins	38
5.3	Summary of Configuration Options	39
5.4	Host Interface Pin Mapping	40

5.5	LCD Interface Pin Mapping . . . . .	.42
5.6	LCD Bypass Mode Pin Mapping . . . . .	.45
5.7	Camera Interface Pin Mapping . . . . .	.46
5.7.1	Camera1 Interface Pin Mapping . . . . .	46
5.7.2	Camera2 Interface Pin Mapping . . . . .	46
5.8	SD Memory Card Interface Pin Mapping . . . . .	.47
<b>6</b>	<b>D.C. Characteristics . . . . .</b>	<b>.48</b>
6.1	Absolute Maximum Ratings . . . . .	.48
6.2	Recommended Operating Conditions . . . . .	.48
6.3	Electrical Characteristics . . . . .	.49
<b>7</b>	<b>A.C. Characteristics . . . . .</b>	<b>.52</b>
7.1	Clock Timing . . . . .	.52
7.1.1	Input Clocks . . . . .	52
7.1.2	Internal System Clock . . . . .	54
7.1.3	PLL Clock . . . . .	55
7.2	Power Supply Sequence . . . . .	.57
7.2.1	Power-On Sequence . . . . .	57
7.2.2	Power-Off Sequence . . . . .	57
7.3	Host Interface Timing . . . . .	.58
7.3.1	Direct 80 Type 1 . . . . .	58
7.3.2	Direct 80 Type 2 . . . . .	61
7.3.3	Direct 80 Type 3 . . . . .	64
7.3.4	Direct 68 . . . . .	67
7.3.5	Indirect 80 Type 1 . . . . .	69
7.3.6	Indirect 80 Type 2 . . . . .	71
7.3.7	Indirect 80 Type 3 . . . . .	73
7.3.8	Indirect 68 . . . . .	75
7.3.9	LCD Bypass Mode . . . . .	77
7.4	Panel Interface Timing . . . . .	.79
7.4.1	Generic TFT Panel Timing . . . . .	79
7.4.2	HR-TFT Panel Timing . . . . .	82
7.4.3	Casio TFT Panel Timing . . . . .	84
7.4.4	a-TFT Panel Timing . . . . .	86
7.4.5	TFT Type 2 Panel Timing . . . . .	88
7.4.6	LCD1 ND-TFD, LCD2 8-Bit Serial Interface Timing . . . . .	91
7.4.7	LCD1 ND-TFD, LCD2 9-Bit Serial Interface Timing . . . . .	93
7.4.8	LCD1 a-Si TFT Serial Interface Timing . . . . .	95
7.4.9	LCD1 uWIRE Serial Interface Timing . . . . .	96
7.4.10	LCD1 SPI Serial Interface Timing . . . . .	97

7.4.11	LCD1, LCD2 Parallel Interface (80)	99
7.4.12	LCD1, LCD2 Parallel Interface (68)	101
7.5	Camera Interface Timing	103
7.5.1	Camera Interface Timing	103
7.5.2	Camera Clock Output	105
7.5.3	Strobe Control Output	107
7.5.4	MPEG Codec Interface Timing	108
7.6	SD Memory Card Interface	109
7.6.1	SD Memory Card Access	109
7.6.2	SD Memory Card Clock Output	110
<b>8</b>	<b>Memory Map</b>	<b>111</b>
8.1	Physical Memory	111
8.2	Memory Map Example	112
<b>9</b>	<b>Clocks</b>	<b>113</b>
9.1	Clock Diagram	113
9.2	Clocks	114
9.2.1	System Clock	114
9.2.2	Pixel Clock	114
9.2.3	Serial Clock	114
9.2.4	Camera1 Clock	114
9.2.5	Camera2 Clock	114
9.2.6	SD Memory Card Clock	115
<b>10</b>	<b>Registers</b>	<b>116</b>
10.1	Register Mapping	116
10.2	Register Set	117
10.3	Register Restrictions	122
10.4	Register Description	123
10.4.1	System Configuration Registers	123
10.4.2	Clock Setting Registers	126
10.4.3	Indirect Interface Registers	134
10.4.4	LCD Panel Interface Generic Setting Register	137
10.4.5	LCD1 Setting Register	144
10.4.6	LCD2 Setting Registers	153
10.4.7	Extended Panel Registers	158
10.4.8	Camera Interface Setting Register	172
10.4.9	Display Mode Setting Register	188
10.4.10	GPIO Registers	224
10.4.11	Overlay Registers	226
10.4.12	LUT1 (Main Window)	235

10.4.13 LUT2 (PIP+ Window) . . . . .	.236
10.4.14 Resizer Operation Registers . . . . .	.237
10.4.15 JPEG Module Registers . . . . .	.251
10.4.16 JPEG FIFO Setting Register . . . . .	.266
10.4.17 JPEG Line Buffer Setting Register . . . . .	.274
10.4.18 Interrupt Control Registers . . . . .	.279
10.4.19 JPEG Encode Performance Register . . . . .	.289
10.4.20 JPEG Codec Registers . . . . .	.291
10.4.21 SD Memory Card Interface Registers . . . . .	.306
10.4.22 2D BitBLT Registers . . . . .	.324
<b>11 Power Save Modes . . . . .</b>	<b>.332</b>
11.1 Power-On/Power-Off Sequence . . . . .	332
11.1.1 Power-On . . . . .	.334
11.1.2 Reset . . . . .	.334
11.1.3 Standby Mode . . . . .	.334
11.1.4 Power Save Mode . . . . .	.334
11.1.5 Normal Mode . . . . .	.334
11.1.6 Power-Off . . . . .	.335
11.2 Power Save Mode Function . . . . .	335
<b>12 Display Modes . . . . .</b>	<b>.337</b>
12.1 Display Modes . . . . .	337
12.2 Color Depths . . . . .	337
12.3 Look-up Table (LUT) Architecture . . . . .	338
12.3.1 LUT1 (Main Window) for 8bpp Architecture . . . . .	.339
12.3.2 LUT2 (PIP+ Window) for 8bpp Architecture . . . . .	.340
12.3.3 LUT1 (Main Window) for 16 bpp Architecture . . . . .	.341
12.3.4 LUT2 (PIP+ Window) for 16 bpp Architecture . . . . .	.342
12.3.5 Bit Cover When LUT Bypassed . . . . .	.343
12.3.6 LCD Output Data . . . . .	.344
12.4 Image Data Format . . . . .	344
12.4.1 16 Bpp Mode (LUT is used) . . . . .	.345
12.4.2 8 Bpp Mode (LUT is bypassed) . . . . .	.345
12.4.3 16 Bpp Mode (LUT is bypassed) . . . . .	.346
12.4.4 32 Bpp Mode (LUT is bypassed) . . . . .	.346
12.4.5 24 Bpp (YUV 4:2:2) Mode (LUT is bypassed) . . . . .	.346
12.5 Memory Data Format . . . . .	346
12.5.1 Format RGB 3:3:2 . . . . .	.347
12.5.2 Format RGB 5:6:5 . . . . .	.347
12.5.3 Format YUV 4:2:2 . . . . .	.347

12.6	LCD Refresh . . . . .	.348
12.6.1	LCD Frame Transfer . . . . .	.348
12.6.2	LCD Auto Transfer . . . . .	.349
12.6.3	LCD Frame Synchronization . . . . .	.350
12.6.4	PIP+ Window Triple Buffer for YUV format . . . . .	.351
<b>13</b>	<b>Display Functions . . . . .</b>	<b>.353</b>
13.1	SwivelView™ Display . . . . .	.353
13.1.1	90° SwivelView . . . . .	.354
13.1.2	180° SwivelView . . . . .	.355
13.1.3	270° SwivelView . . . . .	.356
13.2	Mirror Display . . . . .	.357
13.2.1	Mirror Display for SwivelView 0° . . . . .	.358
13.2.2	Combination with SwivelView . . . . .	.359
13.3	Picture-in-Picture Plus (PIP+) . . . . .	.361
13.3.1	PIP+ for SwivelView 0° . . . . .	.361
13.3.2	Combination with SwivelView . . . . .	.362
13.3.3	PIP+ Display Examples . . . . .	.364
13.4	Overlay Display . . . . .	.365
13.4.1	Overlay Display Effects . . . . .	.366
13.4.2	Overlay Function Priority . . . . .	.368
13.5	Pixel Doubling . . . . .	.369
13.6	Zoom Display . . . . .	.370
<b>14</b>	<b>JPEG Encode/Decode Operation . . . . .</b>	<b>.372</b>
14.1	JPEG Features . . . . .	.372
14.1.1	JPEG FIFO . . . . .	.372
14.1.2	JPEG Codec Interrupts . . . . .	.373
14.1.3	JPEG Bypass Modes . . . . .	.374
14.2	Example Sequences . . . . .	.375
14.2.1	JPEG Encoding Process . . . . .	.375
14.2.2	Memory Image JPEG Encoding Process . . . . .	.382
14.2.3	Memory Image JPEG Encoding Process from Host I/F (RGB format) . . . . .	.386
14.2.4	JPEG Decoding Process . . . . .	.390
14.2.5	YUV Data Capture . . . . .	.397
14.2.6	YUV Data Display . . . . .	.398
14.2.7	Exit Sequence . . . . .	.399
<b>15</b>	<b>Resizers . . . . .</b>	<b>.400</b>
15.1	View Resizer . . . . .	.400
15.2	Capture Resizer . . . . .	.401
15.3	Trimming Function . . . . .	.401



15.4	Scaling Function . . . . .	402
15.4.1	Odd Number Scaling . . . . .	402
15.4.2	Even Number Scaling . . . . .	403
15.4.3	Averaging Method . . . . .	403
15.4.4	Method of calculating number of pixel after it scaled . . . . .	404
<b>16</b>	<b>Image Data I/O Functions . . . . .</b>	<b>405</b>
16.1	Normal JPEG Encode . . . . .	405
16.2	Normal JPEG Decode . . . . .	406
16.3	Host Input JPEG Encode . . . . .	407
16.4	Host Input JPEG Decode . . . . .	408
16.5	YUV Data Output . . . . .	409
16.6	YUV Data Input . . . . .	410
16.7	Display Image JPEG Encode . . . . .	411
16.8	Camera JPEG Encoded Data Output . . . . .	412
16.9	YUV Data Input/Output Format . . . . .	412
16.9.1	YUV 4:2:2 Data Input/Output Format . . . . .	413
<b>17</b>	<b>Image Data Conversion . . . . .</b>	<b>414</b>
17.1	YUV to RGB Converter 1 (YRC1) . . . . .	414
17.1.1	Rectangular Area Write Mode . . . . .	414
17.1.2	UV Data Fix . . . . .	415
17.1.3	YUV/RGB Conversion . . . . .	416
17.2	YUV to RGB Converter 2 (YRC2) . . . . .	417
17.2.1	YUV/RGB Conversion . . . . .	417
17.2.2	UV Data Fix . . . . .	418
17.3	RGB to YUV Converter (RYC) . . . . .	419
17.3.1	Image Size . . . . .	419
17.3.2	LCD Panel Output . . . . .	419
17.3.3	RGB/YUV Conversion . . . . .	420
<b>18</b>	<b>2D BitBLT Engine . . . . .</b>	<b>421</b>
18.1	Overview . . . . .	421
18.2	BitBLTs . . . . .	422
18.2.1	Read BitBLT . . . . .	422
18.2.2	Move BitBLT . . . . .	422
18.2.3	Pattern Fill BitBLT . . . . .	423
18.2.4	Solid Fill BitBLT . . . . .	424
18.2.5	BitBLT Terms . . . . .	425
18.2.6	Source and Destination . . . . .	426
18.3	Data Functions . . . . .	427
18.3.1	ROP . . . . .	428

18.3.2	Transparency . . . . .	429
18.4	Linear / Rectangular . . . . .	430
<b>19</b>	<b>Host Interface . . . . .</b>	<b>432</b>
19.1	Hardware Configuration . . . . .	432
19.1.1	CNF6 - Chip Selection . . . . .	432
19.1.2	CNF5 - Endian Mode . . . . .	432
19.1.3	CNF[4:2]- Host Bus Interface Type . . . . .	433
19.2	Cycle Monitoring Function . . . . .	433
19.2.1	Bus Time-Out Reset Function . . . . .	433
19.3	Indirect Interface . . . . .	434
19.3.1	Indirect Addressing Register Ports . . . . .	435
19.3.2	Register Access . . . . .	437
19.3.3	JPEG Codec Register Access . . . . .	438
19.3.4	Memory Access . . . . .	439
19.3.5	JPEG FIFO Access . . . . .	440
19.3.6	JPEG Line Buffer Access . . . . .	441
19.4	Number of Cycles . . . . .	442
<b>20</b>	<b>LCD Panel Interface . . . . .</b>	<b>444</b>
20.1	RGB Interface LCD Panel Data Format . . . . .	446
20.1.1	9/12/16/18/24-Bit RGB Data Format . . . . .	446
20.1.2	RGB Serial Interfaces . . . . .	447
20.2	LCD Parallel Interface Data Format . . . . .	448
20.2.1	8-bit Parallel (RGB 3:3:2) Data Format . . . . .	448
20.2.2	8-Bit Parallel (RGB 4:4:4) Data Format . . . . .	448
20.2.3	8-Bit Parallel (RGB 5:6:5) Data Format . . . . .	449
20.2.4	8-Bit Parallel (RGB 6:6:6) Data Format . . . . .	449
20.2.5	8-Bit Parallel, RGB=8:8:8 . . . . .	450
20.2.6	16-Bit Parallel (RGB 4:4:4) Data Format . . . . .	450
20.2.7	16-Bit Parallel (RGB 5:6:5) Data Format . . . . .	451
20.2.8	16-Bit Parallel, RGB=8:8:8 . . . . .	452
20.2.9	18-bit Parallel (RGB 6:6:6) Data Format . . . . .	453
20.2.10	24-Bit Parallel, RGB=8:8:8 . . . . .	454
20.3	LCD Parallel Interface Command/Parameter Format . . . . .	455
20.4	LCD Serial Interface Data Format . . . . .	457
20.4.1	8-bit Serial (RGB 3:3:2) Data Format . . . . .	457
20.4.2	8-bit Serial (RGB 4:4:4) Data Format . . . . .	457
20.4.3	16-Bit Serial (RGB 4:4:4 - MSB Unused) Data Format . . . . .	458
20.4.4	16-Bit Serial (RGB 4:4:4 - MSB Used) Data Format . . . . .	459
20.4.5	16-Bit Serial (RGB 5:6:5) Data Format . . . . .	460

20.4.6	18-bit Serial (RGB 6:6:6) Data Format . . . . .	461
20.5	LCD Bypass Function . . . . .	462
20.5.1	LCD Serial Bypass . . . . .	462
20.5.2	LCD Parallel Bypass . . . . .	463
20.5.3	Direction of LCD Parallel Bypass . . . . .	464
<b>21</b>	<b>Camera Interface . . . . .</b>	<b>465</b>
21.1	Camera Input Data . . . . .	465
21.1.1	JPEG Camera Display . . . . .	466
21.1.2	JPEG Encode . . . . .	466
21.1.3	YUV Data Output . . . . .	466
21.2	Frame Capture Interrupt . . . . .	467
21.3	Strobe Control Signal . . . . .	468
21.3.1	Generating a Strobe Pulse . . . . .	468
21.3.2	Strobe Timing . . . . .	472
<b>22</b>	<b>SD Memory Card Interface . . . . .</b>	<b>473</b>
22.1	Interface Commands . . . . .	474
22.2	Pin Functions . . . . .	475
<b>23</b>	<b>General Purpose IO Pins . . . . .</b>	<b>476</b>
23.1	IO Cell Structure . . . . .	476
23.2	Power Supply Considerations . . . . .	476
<b>24</b>	<b>Mechanical Data . . . . .</b>	<b>477</b>
<b>25</b>	<b>References . . . . .</b>	<b>478</b>
<b>26</b>	<b>Sales and Technical Support . . . . .</b>	<b>479</b>
26.1	Ordering Information . . . . .	479

# 1 Introduction

## 1.1 Scope

This is the Hardware Functional Specification for the S1D13719 Mobile Graphics Engine. Included in this document are timing diagrams, AC and DC characteristics, register descriptions, and power management descriptions. This document is intended for two audiences: Video Subsystem Designers and Software Developers.

This document is updated as appropriate. Please check for the latest revision of this document before beginning any development. The latest revision can be downloaded at [www.erd.epson.com](http://www.erd.epson.com).

We appreciate your comments on our documentation. Please contact us via email at [documentation@erd.epson.com](mailto:documentation@erd.epson.com).

## 1.2 General Description

The S1D13719 is a Mobile Graphics Engine solution designed with support for the digital video revolution in mobile products. The S1D13719 contains an integrated dual port camera interface, hardware JPEG encoder/decoder and can be interfaced to an external MPEG codec. Seamlessly connecting to both direct and indirect CPU interfaces, it provides support for up to two LCD panels. The Mobile Graphics Engine supports all standard TFT panel types and many extended TFT types, eliminating the need for an external timing control IC. The S1D13719, with its 512K bytes of embedded SRAM and rich feature set, provides a low cost, low power, single chip solution to meet the demands of embedded markets requiring Digital Video, such as Mobile Communications devices and Palm-size PDAs.

Additionally, products requiring a rotated display can take advantage of the SwivelView™ feature which provides hardware rotation of the display memory, transparent to the software application. The S1D13719 also provides support for “Picture-in-Picture Plus” (a variable size window with overlay functions). Higher performance is provided by the Hardware Acceleration Engine which provides 2D BitBLT functions.

The S1D13719 provides impressive support for cellular and other mobile solutions requiring Digital Video support. However, its impartiality to CPU type or operating system makes it an ideal display solution for a wide variety of applications.

## 2 Features

### 2.1 Internal Memory

- Embedded 512K byte SRAM used for:
  - Display Buffer
  - JPEG FIFO (up to 512K bytes)
  - JPEG Line Buffer (up to 96K bytes)
- SRAM consists of 5 physical banks (64K/128K/128K/128K/64K bytes)

### 2.2 Registers

- Registers are memory-mapped
- Asynchronous/synchronous registers (asynchronous registers are accessible during power save mode)
- Special register ports:
  - JPEG FIFO Port (used for JPEG encode/decode/bypass)
  - JPEG Line Buffer Port (used for JPEG encode/decode/bypass)

### 2.3 Host CPU Interface

- Five Generic Asynchronous CPU interfaces (Mode 80 Type 1, 2, 3 and Mode 68)
- 16-bit serial CPU interface
- 16-bit data bus
  - 16-bit register and FIFO access (when M/R# = 0)
  - 8/16-bit memory access (for direct interface only, when M/R# = 1)
- Hardware configurable at RESET# (using CNF[7:0] pins)
- Indirect / Direct addressing
- Little / Big endian support for parallel interfaces
- Two chip select modes (1CS# or 2CS#) for parallel interfaces
- Memory Rectangular Access for indirect interfaces
- Serial clock polarity mode for serial interface
- Parallel LCD bypass function is not supported when serial interface is selected
  - Bus time-out reset function (interrupt/reset)
  - Cycle time-out function (terminate cycle generation/interrupt)

- Interrupt output
- LCD Bypass Mode (direct control of LCD input by the host CPU)
  - Available for both LCD1/LCD2
  - Supports serial/parallel interface LCD panels
  - Parallel interface LCD panels can be read when LCD panel is bypassed
  - Host CPU control during power save mode

## 2.4 Display Support

- 9/12/16/18/24-bit RGB Interface Active Matrix TFT displays:
  - Generic TFT interface
  - a-Si TFT interface
  - TFT with u-Wire interface
  - Epson ND-TFD interface
  - Extended TFT interface (Type 2)
- “Direct” support for the Casio TFT LCD (or compatible interfaces)
- “Direct” support for a-TFT Samsung TFT LCD (or compatible interfaces)
- “Direct” support for the Sharp HR-TFT LCD (or compatible interfaces)
  - “Direct” support for Toshiba low power LCDs. Contact your Epson sales representative for details.
- 8/16/18/24-bit Parallel Interface LCD panels with integrated RAM
- 8/9/16/18-bit Serial Interface LCD panels with integrated RAM
- Supports a maximum of 2 panels (LCD1 and LCD2 cannot be refreshed simultaneously)

## 2.5 Display Modes

- Supports four panel interface modes which each allow two LCDs (LCD1 and LCD2) to be connected to the S1D13719. Only one LCD can be active at a time.
  - Mode 1:
    - LCD1: RGB type panel
    - LCD2: Serial interface panel
  - Mode 2:
    - LCD1: Parallel interface panel
    - LCD2: Serial interface panel
  - Mode 3:
    - LCD1: Parallel interface panel
    - LCD2: Parallel interface panel
  - Mode 4:
    - LCD1: RGB type panel
    - LCD2: Parallel interface panel
- Color Depths:
  - RGB format: 8 bpp/16 bpp/24bpp (can be displayed on Main window or PIP<sup>+</sup> window)
  - YUV format: 16bpp (can be displayed only on PIP<sup>+</sup> window)
- Look-up table (LUT):
  - LUT1 (for main window): 256 word x 8-bit x 3pcs
  - LUT2 (for PIP<sup>+</sup> window): 64 word x 8-bit x 3pcs
  - LUTs can be bypassed

## 2.6 Display Features

- SwivelView: 90°/180°/270° counter-clockwise hardware rotation of display image
- Mirror Function: Horizontal flip of the display image
- Virtual Display: Displays an image that is larger than the size of the panel using panning and scrolling
- Picture-In-Picture-Plus (PIP<sup>+</sup>): displays a variable size window overlaid over background image
- Overlay Functions: Average/AND/OR/INV operations using the transparency/key color of PIP<sup>+</sup> window
- Overlay can be combined
- Pixel Doubling: Doubles the size of the display image (independent horizontal/vertical)
- Fractional Zoom: Image can be reduced up 1/2x original size or expanded up to 2x original size (Only available for YUV 4:2:2 format)

- Fractional Shrink: Image can be reduced up to  $n/128$  ( $n=1-128$ ) original size (for Capture/View Resizer)
- Video Invert: Data output to the LCD is inverted

## 2.7 Camera Interface

- Camera interface supports resolution up to a maximum of WUXGA (1920 x 1200) depending on the AC characteristics
- Supports YUV 4:2:2 format
- Supports ITU-R BT.656 format
- 8-bit/16-bit data bus interface
- MPEG Codec interface support on Camera2 interface
- Programmable capture frame
- Timing signal output for strobe control
  - Pulse is programmable and can be output synchronous to the camera input

## 2.8 JPEG Codec

- Hardware JPEG codec based on the JPEG baseline standard
  - JPEG Encode supports YUV 4:2:2, YUV 4:1:1 formats
  - JPEG Decode supports YUV 4:4:4, YUV 4:2:2, YUV 4:1:1 formats
  - Arithmetic accuracy satisfies the compatibility test of JPEG Part-2 (ISO/IEC10918-2)
  - Software control of image size to maximum of SXGA (1280 x 1024)
  - No gray scale marker support
- JPEG Encode
  - Image data from the camera can be resized and encoded
  - Image data from the LCD can be resized and encoded
  - YUV data from the Host can be encoded
  - Encoded JPEG file is read from the JPEG FIFO
- JPEG Decode
  - Decoded JPEG data is written to the JPEG FIFO
  - JPEG image data can be decoded, resized and then written to the display buffer



## 2.9 Resizer Functions

- Capture Resizer
  - Resizes image data from the camera
  - Resizes image data for the LCD
  - UV clip function
  - Available trimming and scaling functions (1/2-1/32)
- View Resizer
  - Resizes image data from the camera
  - Resizes JPEG decoded image data
  - UV clip function
  - Available trimming and scaling functions (1/2 - 1/32)
- Pixel Doubling
  - Doubles the image size (i.e. 160x120 can be doubled to 320x240)
  - Independent control of horizontal and vertical
  - Supports both RGB and YUV 4:2:2 formats
- Fractional Capture/View Resizer
  - Camera image data can be reduced from 1x to 1/2x size in 128 steps
  - JPEG decode data can be reduced from 1x to 1/2x size in 128 steps
  - Reduction ratios independent of view resize size
- Fractional Zoom
  - YUV 4:2:2 image data can be expanded from 1x to 2x size in 128 steps
  - YUV 4:2:2 image data can be reduced from 1x to 1/2x size in 128 steps
  - Expansion/reduction ratios independent of PIP<sup>+</sup> window size

## 2.10 Image Data I/O Functions

- YUV data input from camera can be:
  - Resized and written to the display buffer in RGB 5:6:5 format
  - Resized and written to the display buffer in YUV 4:2:2 format
  - Resized, encoded to a JPEG file (YUV 4:2:2, YUV 4:1:1 format), and then output through the JPEG FIFO
  - Resized, converted to YUV 4:2:2 format, and then output through the JPEG FIFO
- JPEG file from the Host CPU can be:

- Input through the JPEG FIFO and decoded by the JPEG codec
- Decoded, resized, and written to the display buffer in RGB 5:6:5 format
- Decoded, resized, and written to the display buffer in YUV 4:2:2 format
- Decoded and output through the JPEG Line Buffer
- LCD Display data (specified rectangular area of display data) can be:
  - Converted to YUV format data
  - Resized, encoded to a JPEG file, and then output through the JPEG FIFO
- YUV data from the Host CPU can be:
  - Input through the JPEG line buffer, resized, and written to the display buffer in RGB 5:6:5 format
  - Input through the JPEG line buffer, resized, and written to the display buffer in YUV 4:2:2 format
  - Input through the JPEG line buffer, encoded, and output through the JPEG FIFO

## 2.11 Image Data Conversion Functions

- YUV/RGB Converter 1 can:
  - Convert resized image data to RGB 5:6:5 or 8:8:8 format
  - Convert resized image data to YUV 4:2:2 format
  - Use fixed UV data (UV clip)
  - Write a specified rectangular area to the display buffer
  - Set a write prohibit color (RGB)
- YUV/RGB Converter 2 can:
  - Convert YUV 4:2:2 format data in the display buffer to RGB 8:8:8 format
  - Use fixed UV (UV clip)
- RGB/YUV Converter can:
  - Convert RGB format data in a specified area of the display buffer to YUV format
  - Output to LCD panel stop when RGB/YUV converter operates (Parallel/Serial interface LCD panel)
  - Output blank data when RGB/YUV converter operates (RGB interface LCD panel)

## 2.12 2D BitBLT Accelerator

- Move BitBLT
- Transparent Move BitBLT
- Solid Fill BitBLT
- Read BitBLT (Direct Interface Mode Only)
- Pattern Fill BitBLT

## 2.13 SD Memory Card Interface

- SD Memory Card interface compatible with the SD Memory Card Physical Layer version 1.0 specification
  - 4-bit or 1-bit interface
  - No security functions
  - Card Detect and Write Protect inputs

## 2.14 General Purpose I/O Ports

- 22 General Purpose I/O Pins
  - Configurable as inputs or outputs (inputs at reset)
  - Pull-down resistance control for inputs (pull-down resistance is enabled at reset)
  - GPIO pins can be controlled during power save mode

## 2.15 Clocks

- PLL (requires clock input of 32.768kHz)
  - PLL output range: 48-55MHz
  - PLL output clock period jitter: 3%
  - PLL output stabilization time: 50ms
- PLL bypass mode available

## 2.16 Power Save Functions

- Software initiated power save mode (internal system clock is stopped)
- Clock supply control for each module
- LCD frame transfer (serial/parallel interface LCD panel)
- LCD auto frame transfer synchronized to camera input (serial/parallel interface LCD panel)
- Pull-down resistance control of general purpose I/O port (default is off for output mode)
- Bypass mode from Host CPU to LCD panel
- The power supply of Camera1 I/F and Camera2 I/F is independent. Only Camera I/F can stop the power supply when the Camera module unused

## 2.17 Power Supply Voltage

- Logic voltage: 1.95V - 1.65V
- PLL voltage: 1.95V - 1.65V
- Host Interface voltage: 3.25V - 2.75V
- LCD Interface voltage: 3.25V - 2.75V
- Camera Interface voltage: 3.25V - 2.75V
- SD Memory Card Interface voltage: 3.25V - 2.75V

## 2.18 Package

- PFBGA 180-pin package

### 3 System Diagrams




Figure 3-1: Example System Diagram 1




Figure 3-2: Example System Diagram 2




Figure 3-3: Example System Diagram 3




Figure 3-4: Example System Diagram 4






Figure 3-5: Example System Diagram 5

# 4 Block Diagram




Figure 4-1: S1D13719 Block Diagram