



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



S1D13781 WQVGA Graphics Controller

August 2009


The S1D13781 is a simple, multi-purpose Graphics LCD Controller with 384KByte embedded SRAM display buffer which supports both RGB interface TFT and CSTN panels. The S1D13781 supports most popular CPU interfaces in both 8/16-bit and Direct/Indirect variations. The embedded display buffer allows WQVGA up to 480x272 at 24bpp or 800x480 8bpp for single layer display, or 480x272 at 16bpp (Main Layer) and 480x272 at 8bpp (PIP Layer) for two layer display.

The S1D13781's combination of multiple CPU interfaces and display interface types offers a versatile, yet easy to develop display system. Additionally, it offers Multiple Window support, Transparency and Alpha Blending functions, as well as 2D BitBLT functions. It is a flexible, low cost, low power, single chip solution designed to meet the demands of embedded markets such as low end IP phone devices where total system cost and battery life are major concerns. It's impartiality to CPU type or operating system also makes it an ideal display solution for a wide variety of other applications such as Office Automation and Factory Automation applications.

FEATURES

- 384KByte Embedded Memory
- Direct and Indirect CPU Interfaces
- 8/16-bit data bus width
- SPI CPU interface
- Support for single panel implementation:
 - RGB Interface TFT panel
 - Color and Monochrome STN
- Programmable resolutions (up to 800x480@8bpp) and color depth (up to 24 bpp)
- Multiple Window (Layer) support for Main and PIP
- Rotation (Swivel View) 90°/180°/270°
- General Purpose IO Pins
- LUT 256wordx24bitx3pcs for both Main and PIP layer
- Alpha Blending, Transparency, Flashing
- 2D BitBLT
- Software initiated Power Save Mode
- H/PIOVDD: 3.3 or 1.8V, CORE/PLLVD: 1.5V
- Clocks can be selected from embedded PLL or digital clock inputs
- Temperature Range: -40° ~ 85°
- Package: QFP100-pin, 0.5mm pin pitch

SYSTEM BLOCK DIAGRAM



S1D13781

DESCRIPTION

CPU Interface

- Support for most popular CPU interfaces
- Direct/Indirect Addressing
- 8/16-bit interface support
- SPI

Display Support

- Single panel implementation can be:
 - RGB Interface TFT panel
 - Color and Monochrome STN
- Programmable resolutions up to 800x480@8bpp
- Programmable color depths up to 24 bpp

Display Features

- Multiple Window (Layer) support for Main and PIP
- Alpha Blending and Transparency
- PIP Flashing
- LUT 256wordx24bitx3pcs for both Main and PIP layer
- Rotation (Swivel View) 90°/180°/270°

384KByte Embedded Memory

- Maximum Resolution for WQVGA:
 - 1 layer: 480x272 at 24bpp or 800x480 at 8bpp
 - 2 layer: Main 480x272 at 16bpp and PIP 480x272 at 8bpp

Miscellaneous

- 2D BitBLT
- Internal System Speed: TBD
- Software initiated power save mode
- Multiple General Purpose IO pins
- Flexible clock structure:
 - Embedded PLL
 - Digital clock inputs
- Operating Temperature Range: -40° ~ 85°
- Low Operating Voltage:
 - PLL/CORE_{VDD} 1.5 volts and PIO/HIO_{VDD} 3.3 or 1.8 volts
- Package: QFP 100-pin, 0.5mm pin pitch

CONTACT YOUR SALES REPRESENTATIVE FOR THESE COMPREHENSIVE DESIGN TOOLS

- S1D13781 Technical Documentation
- CPU Independent Software Utilities
- S1D13781 Evaluation Boards
- Royalty Free source level driver code

Japan

Seiko Epson Corporation
IC International Sales Group
421-8, Hino, Hino-shi
Tokyo 191-8501, Japan
Tel: +81-42-587-5814
Fax: +81-42-587-5117

North America

Epson Electronics America, Inc.
2580 Orchard Parkway
San Jose, CA 95131, USA
Tel: +1-800-228-3964
Fax: +1-408-922-0238

China

Epson (China) Co., Ltd.
7F, Jinbao Bldg.
No. 89 Jinbao St.
Dongcheng District
Beijing 100005, China
Tel: +86-10-6410-6555
Fax: +86-10-6410-7320

Taiwan

Epson Taiwan Technology & Trading Ltd.
14F, No. 7
Song Ren Road
Taipei 110, Taiwan
Tel: +886-2-8786-6688
Fax: +886-2-8786-6660

Hong Kong

Epson Hong Kong Ltd.
20/F, Harbour Centre
25 Harbour Road
Wanchai, Hong Kong
Tel: +852-2585-4600
Fax: +852-2827-4346

Europe

Epson Europe Electronics GmbH
Riesstrasse 15
80992 Munich, Germany
Tel: +49-89-14005-0
Fax: +49-89-14005-110

Singapore

Epson Singapore Pte., Ltd.
1 HarbourFront Place
#03-02 HarbourFront Tower One
Singapore 098633
Tel: +65-6586-5500
Fax: +65-6271-3182

Korea

Seiko Epson Corp.
Korea Office
50F, LKI 63 Bldg.
60 Yoido-dong, Youngdeungpo-Ku,
Seoul, 150-763, Korea
Tel: +82-2-784-6027
Fax: +82-2-767-3677

© SEIKO EPSON CORPORATION 2007. All rights reserved.

Information in this document is subject to change without notice. You may download and use this document, but only for your own use in evaluating Seiko Epson/EPSON products. You may not modify the document. Epson Research and Development, Inc. disclaims any representation that the contents of this document are accurate or current. The Programs/Technologies described in this document may contain material protected under U.S. and/or International Patent laws.

EPSON is a registered trademark of Seiko Epson Corporation. All other trademarks are the property of their respective owners.