

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# S1R72V27 Data Sheet

# NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

# Scope

This document applies to the S1R72V27 USB 2.0 device/host controller LSI.

# **Contents**

| 1. Overview                             | 1  |
|---|----|
| 2. Features                             | 2  |
| 3. Block Diagram                        | 3  |
| 4. Explanation of Functions             | 4  |
| 4.1 Power Supply                        | 4  |
| 4.2 Reset                               | 5  |
| 4.2.1 Hard Reset                        | 5  |
| 4.2.2 Soft Reset                        | 5  |
| 4.3 Clock                               | 5  |
| 4.4 Power Management                    | 6  |
| 4.5 CPU-I/F                             | 7  |
| 4.6 USB Device I/F                      | 7  |
| 4.6.1 Speed Mode and Transfer Type      | 7  |
| 4.6.2 Resources                         |    |
| 4.6.2.1 Endpoint                        | 7  |
| 4.6.2.2 FIFO                            | 8  |
| 4.6.3 Data Flow                         | 8  |
| 4.6.4 USB Device Port External Circuits | 9  |
| 4.7 USB Host I/F                        | 10 |
| 4.7.1 Speed Mode and Transfer Type      | 10 |
| 4.7.2 Resources                         | 10 |
| 4.7.2.1 Channels                        | 10 |
| 4.7.2.2 FIFO                            | 10 |
| 4.7.3 Data Flow                         | 10 |
| 4.7.4 USB Host Port External Circuits   | 12 |
| 4.8 FIFO                                | 12 |
| 5. Terminal Layout Diagrams             | 13 |
| 6. Terminal Functions                   | 15 |
| 7. Electrical Characteristics           | 18 |
| 7.1 Absolute Maximum Ratings            | 18 |

| 7.2 Rec      | ommended Operating Conditions   | 18 |
|--------------|---|----|
| 7.3 DC (     | Characteristics   | 19 |
| 7.3.1        | Current Consumption   | 19 |
| 7.3.2        | Input Characteristics   | 21 |
| 7.3.3        | Output Characteristics  | 22 |
| 7.3.4        | Terminal Capacitance  | 23 |
| 7.4 AC (     | Characteristics   | 24 |
| 7.4.1        | Reset Timing  | 24 |
| 7.4.2        | Clock Timing  | 24 |
| 7.4.3        | CPU/DMA I/F Access Timing   | 26 |
| 7.4.3.1      | Specifications for CVDD = 1.65 V to 3.6 V                                     | 26 |
| 7.4.3.2      | Specifications when limited to CVDD = 3.0 V to 3.6 V (relaxed specifications) | 27 |
| 7.4.4        | USB I/F Timing  | 28 |
| 3. Connecti  | on Examples   | 29 |
| 8.1 CPU      | I/F Connection Example  | 29 |
| 8.2 USB      | I/F Connection Example  | 30 |
| 9. Product ( | Codes   | 31 |
| 10. Externa  | l Dimension Diagrams  | 32 |

# 1. Overview

The S1R72V27 is a USB host/device controller LSI that supports the USB 2.0 high-speed mode. A single USB port can be operated as a USB host or USB device depending on how control is switched.

This LSI maintains high compatibility with the S1R72V17 but includes additional functions such as support for USB host isochronous transfers.

## 2. Features

<<USB 2.0 host functions>>

- Supports HS (480 Mbps), FS (12 Mbps), and LS (1.5 Mbps) transfer
- Built-in pull-down resistor for downstream ports (no external circuit required)
- Built-in HS termination (no external circuit required)
- Supports control, bulk, interrupt, and isochronous transfers

Proven channel system designed specifically for embedded host

Dedicated control transfer channel x1

Dedicated bulk transfer channel x1

Bulk, interrupt, and isochronous transfer channels x4

• USB power switching interface

<<USB 2.0 device functions>>

- Supports HS (480 Mbps) and FS (12 Mbps) transfer
- Built-in FS/HS termination (no external circuit required)
- VBUS 5V I/F (requires external protective circuit)
- Supports control, bulk, interrupt, and isochronous transfers
- Supports five bulk, interrupt, and isochronous transfers and Endpoint 0

<<MCU I/F>>

- Supports 16-bit width standard CPU bus I/F
- Includes DMA 1ch for each port (multi-word sequence)
- Big Endian (Includes bus-swapping function to support Little Endian CPUs)
- I/F variable voltage (3.3 V to 1.8 V)

<<Miscellaneous>>

- Clock input: Supports 12 MHz/24 MHz crystal oscillator. (built-in oscillator circuit and 1 MΩ feedback resistor)
- Dedicated terminals for 12/24/48 MHz clock input
- Power supply voltage: 3-voltage system including 3.3 V, 1.8 V, and CPU I/F power supply (3.3 V to 1.8 V)
- Package type QFP14-80, PFBGA5UX60, PFBGA8UX81
- Guaranteed operating temperature range: -40°C to 85°C

# 3. Block Diagram




Figure 3-1 Overall block diagram

# 4. Explanation of Functions

For details of the register names used in the following discussion, refer to the Technical Manual for this LSI.

# 4.1 Power Supply

This LSI has three power supply systems and a common GND. The power supply systems consist of HVDD (3.3 V) for the USB I/O power supply, CVDD (3.3 V to 1.8 V) for the CPU I/F power supply, and LVDD (1.8 V) for internal circuits and TEST I/O. (See Figure 4-1.)




Figure 4-1 S1R72V27 power supply circuit diagram

The sequence of steps for turning the power supplies on and off are described below.

This LSI cannot be operated with only the LVDD or CVDD power supplies turned on or off. The HVDD can be turned off if the LVDD or CVDD power supplies are on. The synchronous register cannot be accessed while HVDD is off, since the PLL does not operate.

Also, the following restrictions apply to the sequence for turning the CVDD/HVDD I/O power supplies and LVDD internal power supply on or off. There are no restrictions on the sequence for turning the CVDD and HVDD power supplies on or off.

- The LVDD must be turned on before turning on the CVDD and HVDD power supplies.
- In the powering off sequence, the CVDD and HVDD must be turned off before turning off the LVDD.

If power supply circuit characteristics or the power supply load make this sequence impossible to follow, the CVDD or HVDD must not be on for more than 1 second while the LVDD is off.

#### 4.2 Reset

This LSI includes a hard reset function using the external XRESET terminal and a soft reset function using register settings.

#### 4.2.1 Hard Reset

Start up from reset status when power is turned on, then cancel the reset after confirming power on.

#### 4.2.2 Soft Reset

Circuits related to the USB port or individual internal USB analog macros can be reset via software. This LSI can be soft reset using the ChipReset.AllReset bit. The ChipReset.ResetMTM bit is used to reset USB analog macros. Note, however, that analog macros should only be reset in the sleep state.

#### 4.3 Clock

This LSI contains an internal oscillator and feedback resistor (1 M $\Omega$ ) and supports clock generation using an external oscillator. External clock input is supported via the CLKIN terminal.

The oscillator frequency supports 12 MHz or 24 MHz using the internal oscillator. Frequencies of 12, 24, or 48 MHz are supported via the external input.

Figure 4-2 shows a typical connection arrangement for an oscillation circuit. Contact the oscillator manufacturer to determine circuit constants, as Cd, Cg, and Rd in the oscillator circuit must be matched, based on the oscillator.




Figure 4-2 Clock generation using the internal oscillator and external oscillator

# 4.4 Power Management

This LSI includes a power management function featuring two power management states, SLEEP and ACTIVE, together with the CPU\_Cut power management state. (See Figure 4-3.)

All function blocks are active in the ACTIVE state, whereas only the bare minimum circuits necessary for restarting from standby mode are active in SLEEP state. CPU\_Cut mode minimizes power consumption attributable to the CPU-I/F input buffer.




Figure 4-3 Power management states

#### 4.5 CPU-I/F

This LSI is connected to the CPU via a 16-bit interface. Endian settings can be set as Big Endian or Little Endian in 16-bit steps. For Big Endian, registers with even addresses can be accessed above the bus (CD[15:8]), while registers with odd addresses can be accessed below the bus (CD[7:0]). For Little Endian, registers with even addresses can be accessed below the bus (CD[7:0]), while registers with odd addresses can be accessed above the bus (CD[15:8]).

The bus mode can be set to either Strobe mode for access using high/low strobe (XWRH/XWRL) or Byte Enable mode for access using high/low byte enable (XBEH/XBEL) for writing the first or last 8 bits. Endian and bus mode is set by the CPUIF MODE register immediately cancelling of hard reset.

The CPU-I/F on this LSI includes 1-ch DMA (slave).

The registers that can be accessed will depend on the power management state. For details, refer to the LSI Technical Manual.

#### 4.6 USB Device I/F

This LSI supports High-Speed specification USB device functions complying with the USB 2.0 (Universal Serial Bus Specification Revision 2.0) standards.

#### 4.6.1 Speed Mode and Transfer Type

This LSI's USB device function supports HS (480 Mbps) and FS (12 Mbps) speed modes. The speed mode is set automatically by the speed negotiation performed when resetting the bus. For example, HS transfer mode is selected automatically by speed negotiation if connected to a USB host that supports HS speed mode. In addition, the register can be set so that FS speed mode is always selected in speed negotiations.

All transfer types stipulated under the USB 2.0 standard are supported, including control transfers (endpoint 0), bulk transfers, interrupt transfers, and isochronous transfers.

#### 4.6.2 Resources

#### 4.6.2.1 Endpoint

This LSI's USB device function includes endpoint 0 and five standard endpoints. Endpoint 0 supports control transfers. The standard endpoints support bulk transfers, interrupt transfers, and isochronous transfers. The standard endpoint numbers, maximum packet size, and transfer direction (in/out) can be set as desired.

#### 4.6.2.2 FIFO

The LSI ports include 4.5 kB of FIFO for use with USB data transfers. This forms the data transfer route with USB. The FIFO capacity of each endpoint can be assigned as desired by the software. For example, performance can be improved by assigning a sufficient size FIFO area to the endpoints for bulk transfers.

#### 4.6.3 Data Flow

Endpoints are assigned to USB FIFO areas on a one-to-one basis, and responses are returned to USB transactions automatically, depending on effective USB FIFO free capacity (for OUT transfers) or effective data quantity (for IN transfers). This means the software does not need to be directly involved in individual transactions, allowing USB data transfers to be controlled as data flows at the USB FIFO.




Figure 4-4 Typical data flow (with FIFO assigned for MaxPktSize and IN transfer)




Figure 4-5 Typical data flow (with FIFO assigned for MaxPktSize and OUT transfer)

#### 4.6.4 USB Device Port External Circuits

The LSI USB Port 0 has internal FS and HS device termination resistors, eliminating the need for the components normally used to adjust impedance. This allows a DP/DM line to be connected directly between the LSI terminal and the connector. Note that the appropriate components must be used to ensure static electricity protection and to implement EMI precautions.

The VBUS terminal uses a 5 V input and does not require external voltage conversion. A protection circuit is recommended, since certain commercially-available USB host and hub products may apply surge voltages exceeding VBUS ratings.

Refer to the separately provided PCB Design Guidelines for S1R72V Series USB 2.0 Hi-Speed.

#### 4.7 USB Host I/F

The LSI USB Port 0 and Port 1 support high-speed specification USB host functions complying with the USB 2.0 (Universal Serial Bus Specification Revision 2.0) standards.

#### 4.7.1 Speed Mode and Transfer Type

This LSI's USB host function supports HS (480 Mbps), FS (12 Mbps) and LS (1.5 Mbps) speed modes. The speed mode is automatically set by speed negotiations performed on resetting the bus.

All transfer types stipulated in the USB 2.0 standard are supported, including control transfers, bulk transfers, interrupt transfers, and isochronous transfers.

#### 4.7.2 Resources

#### 4.7.2.1 Channels

In the LSI USB host functions, sets of register settings for transfers with end points on a one-to-one basis are called channels. The LSI USB host function features one dedicated channel for control transfers, one dedicated channel for bulk transfers, and four general channels that support bulk transfers, interrupt transfers, and isochronous transfers. The endpoint number, maximum packet size, and transfer direction (IN/OUT) can be set as desired for all channels. Transfers are also possible for a number of endpoints exceeding the channel number using software-based time-multiplexing for the channels.

#### 4.7.2.2 FIFO

Each port on the LSI includes 4.5 kB of FIFO for use with USB data transfers. This forms the data transfer route with USB. The FIFO capacity for each channel can be assigned as desired by the software. For example, to improve performance, assign a FIFO area of adequate size to the endpoints for bulk transfers.

#### 4.7.3 Data Flow

The channels are assigned to FIFO areas on a one-to-one basis. Transactions are sent automatically to USB, depending on the FIFO effective free capacity (for IN transfers) or effective data quantity (for OUT transfers). The software does not need to be directly involved in individual transactions, allowing USB data transfers to be controlled as data flow at the FIFO.




Figure 4-6 Typical data flow (with FIFO assigned for MaxPktSize and IN transfer)




Figure 4-7 Typical data flow (with FIFO assigned for MaxPktSize and OUT transfer)

## 4. Explanation of Functions

#### 4.7.4 USB Host Port External Circuits

The LSI ports have internal USB host termination resistors, including an HS termination resistor, eliminating the need for the external components normally used to adjust impedance. This allows a DP/DM line to be connected between the LSI terminal and the connector. Note that the appropriate components must be used to ensure static electricity protection and to implement EMI precautions.

An external VBUS control component is required for the VBUS.

## 4.8 FIFO

The LSI includes 4.5 kB of USB FIFO for use with USB data transfers. The USB FIFO capacity for each endpoint or channel can be assigned as desired using the register settings.

Transfers are possible between the USB-I/F and CPU-I/F via the USB FIFO.

# 5. Terminal Layout Diagrams




Figure 5-1 QFP package terminal layout diagram (QFP14-80)




Figure 5-2 BGA package terminal layout diagram (PFBGA5UX60)

|   | 1        | 2      | 3      | 4     | 5     | 6    | 7      | 8      | 9     | _ |
|---|----------|--------|--------|-------|-------|------|--------|--------|-------|---|
| Α | NC       | LVDD   | HVDD   | DP    | DM    | HVDD | R1     | LVDD   | NC    | Α |
| В | VSS      | VSS    | VBUS   | VSS   | VSS   | VSS  | VSS    | VSS    | XI    | В |
| С | VBUSFLG  | HVDD   | LVDD   | XBEL  | CA1   | CVDD | BURNIN | LVDD   | XO    | С |
| D | XRESET   | VBUSEN | CA3    | NC    | NC    | NC   | CD12   | CD15   | CLKIN | D |
| Ε | CA2      | VSS    | CA4    | NC    | NC    | NC   | VSS    | CD13   | CD14  | Е |
| F | CVDD     | CA5    | CA8    | NC    | NC    | NC   | CD7    | CD9    | CD11  | F |
| G | CA7      | CA6    | TESTEN | XCS   | XDACK | CD0  | CD4    | CD8    | CD10  | G |
| Н | LVDD     | XINT   | XWRL   | XRD   | CD1   | CVDD | CD6    | ATPGEN | LVDD  | Н |
| J | NC       | VSS    | XWRH   | XDREQ | CD2   | CD3  | CD5    | VSS    | NC    | J |
|   | 1        | 2      | 3      | 4     | 5     | 6    | 7      | 8      | 9     |   |
|   | Top View |        |        |       |       |      |        |        |       |   |

Figure 5-3 BGA package terminal layout diagram (PFBGA8UX81)

# 6. Terminal Functions

#### OSC

| QFP<br>Pin | BGA5<br>Ball | BGA8<br>Ball | Name | I/O | RESET | Terminal<br>type  | Terminal description |
|------------|--------------|--------------|------|-----|-------|---|----------------------|
| 58         | B8           | В9           | XI   | IN  | -     | Analog Internal oscillator circuit input (12 MHz, 24 MHz) |                      |
| 57         | C8           | C9           | XO   | OUT | -     | Analog Internal oscillator circuit output                 |                      |

The clock inputs from the crystal oscillator and CLKIN for XI and XO are used exclusively by the register settings. Fix XI at Low when using CLKIN.

#### **TEST**

| QFP<br>Pin | BGA5<br>Ball | BGA8<br>Ball | Name   | I/O | RESET | Terminal<br>type | Terminal description       |  |
|------------|--------------|--------------|--------|-----|-------|------------------|----------------------------|--|
| 18         | H1           | G3           | TESTEN | IN  | (PD)  | (PD)             | Test terminal (Set to Low) |  |
| 40         | H8           | H8           | ATPGEN | IN  | (PD)  | (PD)             | Test terminal (Set to Low) |  |
| 60         | A8           | C7           | BURNIN | IN  | (PD)  | (PD)             | Test terminal (Set to Low) |  |

#### USB

| QFP<br>Pin | BGA5<br>Ball | BGA8<br>Ball | Name    | I/O | RESET | Terminal<br>type | Terminal description   |  |
|------------|--------------|--------------|---------|-----|-------|------------------|--|--|
| 67         | A6           | A7           | R1      | IN  | 1     | Analog           | Internal operation reference current setting terminal Connect 6.2 kW ±1% resistance between terminal and VSS |  |
| 73         | А3           | A4           | DP      | BI  | Hi-Z  | Analog           | USB port 0, data line (Data +)   |  |
| 71         | A4           | A5           | DM      | BI  | Hi-Z  | Analog           | USB port 0, data line (Data -)   |  |
| 3          | B1           | C1           | VBUSFLG | IN  | (PU)  | Schmitt<br>(PU)  | USB power switch fault detection signal (1: Normal, 0: Error)  |  |
| 4          | C1           | D2           | VBUSEN  | OUT | Lo    | 2mA              | USB power switch control signal  |  |
| 75         | C3           | B3           | VBUS    | IN  | (PD)  | (PD)             | USB device bus detection signal  |  |

PD: Pull Down PU: Pull Up

#### 6. Terminal Functions

CPU I/F

| QFP<br>Pin | BGA5<br>Ball | BGA8<br>Ball | Name           | I/O | RESET | Terminal type      | Termina               | l description    |  |
|------------|--------------|--------------|----------------|-----|-------|--------------------|-----------------------|------------------|--|
|            | I            |              |                | l   | E     | Bus Mode ⇒         | Strobe Mode           | BE Mode          |  |
| 6          | D1           | D1           | XRESET         | IN  | -     | Schmitt            | Reset signal          |                  |  |
| 54         | D8           | D9           | CLKIN          | IN  | -     | -                  | External clock input  |                  |  |
| 23         | G3           | H4           | XRD            | IN  | -     | -                  | Read/strobe           |                  |  |
| 25         | НЗ           | НЗ           | XWRL<br>(XWR)  | IN  | -     | -                  | Write/strobe (lower)  | Write/strobe     |  |
| 24         | F3           | J3           | XWRH<br>(XBEH) | IN  | -     | -                  | Write/strobe (upper)  | High-byte enable |  |
| 22         | H2           | G4           | XCS            | IN  | -     | Schmitt            | Chip select signal    |                  |  |
| 21         | E3           | H2           | XINT           | OUT | High  | 2mA<br>(Tri-state) | Interrupt output sigr | nal              |  |
| 26         | G4           | J4           | XDREQ          | OUT | High  | 2mA                | DMA request           |                  |  |
| 27         | F4           | G5           | XDACK          | IN  |       | -                  | DMA acknowledge       |                  |  |
| 7          | D2           | C4           | XBEL           | IN  | -     | -                  | Set to High or<br>Low | Low-byte enable  |  |
| 8          | C4           | C5           | CA1            | IN  | -     | -                  |                       |                  |  |
| 9          | E1           | E1           | CA2            | IN  | -     | -                  |                       |                  |  |
| 10         | C5           | D3           | CA3            | IN  | -     | -                  |                       |                  |  |
| 11         | E2           | E3           | CA4            | IN  | -     | -                  | CDU hus address       |                  |  |
| 14         | D3           | F2           | CA5            | IN  | -     | -                  | CPU bus address       |                  |  |
| 15         | G1           | G2           | CA6            | IN  | -     | -                  |                       |                  |  |
| 16         | F1           | G1           | CA7            | IN  | -     | -                  |                       |                  |  |
| 17         | F2           | F3           | CA8            | IN  | -     | -                  |                       |                  |  |
| 28         | H4           | G6           | CD0            | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 29         | G5           | H5           | CD1            | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 30         | H5           | J5           | CD2            | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 34         | F5           | J6           | CD3            | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 35         | E6           | G7           | CD4            | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 36         | H6           | J7           | CD5            | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 37         | G6           | H7           | CD6            | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 38         | F6           | F7           | CD7            | BI  | Hi-Z  | 2mA                | CPU data bus          |                  |  |
| 39         | H7           | G8           | CD8            | BI  | Hi-Z  | 2mA                | Or O data bus         |                  |  |
| 43         | G8           | F8           | CD9            | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 44         | F7           | G9           | CD10           | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 47         | E7           | F9           | CD11           | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 48         | F8           | D7           | CD12           | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 49         | D6           | E8           | CD13           | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 50         | E8           | E9           | CD14           | BI  | Hi-Z  | 2mA                |                       |                  |  |
| 51         | C6           | D8           | CD15           | BI  | Hi-Z  | 2mA                |                       |                  |  |

The XINT terminal can be set to 1/0 or Hi-Z/0 mode, depending on register settings. Note, however, that it cannot be pulled up with a voltage exceeding the rated value even in Hi-Z/0 mode, since it is not an open drain.

The clock inputs from the crystal oscillator and CLKIN for XI and XO are used exclusively by the register settings. Fix CLKIN at Low when using XI and XO.

PD: Pull Down PU: Pull Up

## POWER

| QFP Pin  | BGA5 Ball                 | BGA8 Ball  | Name | Voltage     | Terminal description                         |
|--|---------------------------|--|------|-------------|--|
| 5, 70, 74  | A5, B3, C2                | A3, A6, C2   | HVDD | 3.3V        | USB I/O power supply                         |
| 13, 31, 46, 53   | D7                        | C6, F1, H6   | CVDD | 1.8 to 3.3V | CPU I/F I/O power supply                     |
| 1, 19, 33, 42,<br>59, 65, 76                           | A2, A7, C7,<br>G2         | A2, A8, C3,<br>C8, H1, H9                                      | LVDD | 1.8V        | OSC I/O, TEST I/O, and internal power supply |
| 2, 12, 20, 32,<br>41, 45, 55,<br>56, 66, 68,<br>72, 77 | B2, B4, B5,<br>B6, B7, G7 | B1, B2, B4,<br>B5, B6, B7,<br>B8, E2, E7,<br>J2, J8            | VSS  | 0V          | GND  |
| 52, 61, 62,<br>63, 64, 69,<br>78, 79, 80               | A1                        | A1, A9, D4,<br>D5, D6, E4,<br>E5, E6, F4,<br>F5, F6, J1,<br>J9 | N.C. | 0V          | NC terminal (connect to GND)                 |

## 7. Electrical Characteristics

# 7.1 Absolute Maximum Ratings

| Item                    | Symbol | Rating                  | Units |
|-------------------------|--------|-------------------------|-------|
| Power supply voltage    | HVDD   | VSS - 0.3 to 4.0        | V     |
|                         | CVDD   | VSS - 0.3 to 4.0        | V     |
|                         | LVDD   | VSS - 0.3 to 2.5        | V     |
| Input voltage           | HVI    | VSS - 0.3 to HVDD + 0.5 | V     |
|                         | CVI*1  | VSS - 0.3 to CVDD + 0.5 | V     |
|                         | VVI*2  | VSS - 0.3 to 6.0        | V     |
|                         | LVI*3  | VSS - 0.3 to LVDD + 0.5 | V     |
| Output voltage          | HVO    | VSS - 0.3 to HVDD + 0.5 | V     |
|                         | CVO*1  | VSS - 0.3 to CVDD + 0.5 | V     |
| Output current/terminal | IOUT   | ±10                     | mA    |
| Storage temperature     | Tstg   | -65 to 150              | °C    |

<sup>\*1</sup> CPU-IF

# 7.2 Recommended Operating Conditions

| Item                 | Symbol | MIN  | TYP  | MAX      | Units |
|----------------------|--------|------|------|----------|-------|
| Power supply voltage | HVDD   | 3.00 | 3.30 | 3.60     | V     |
|                      | CVDD   | 1.65 | -    | 3.60     | V     |
|                      | LVDD   | 1.65 | 1.80 | 1.95     | V     |
| Input voltage        | HVI    | -0.3 | -    | HVDD+0.3 | V     |
|                      | CVI*1  | -0.3 | -    | CVDD+0.3 | V     |
|                      | VVI*2  | -0.3 | -    | 6.0      | V     |
|                      | LVI*3  | -0.3 | -    | LVDD+0.3 | V     |
| Ambient temperature  | Та     | -40  | 25   | 85       | °C    |

<sup>\*1</sup> CPU-I/F

Turn on power to the IC in the sequence shown below.

Likewise, turn off power to the IC in the sequence shown below.

Note:

Avoid leaving the HVDD or CVDD on continuously (for more than 1 second) when the LVDD is off, as doing so may affect chip reliability.

<sup>\*2</sup> VBUS

<sup>\*3</sup> XI, TESTEN, ATPGEN, BURNIN

<sup>\*2</sup> VBUS

<sup>\*3</sup> XI, TESTEN, ATPGEN, BURNIN

# 7.3 DC Characteristics

# 7.3.1 Current Consumption

| Item                                       | Symbol | Condition  | MIN | TYP  | MAX  | Units |
|--|--------|--|-----|------|------|-------|
| Power supply feed current                  | *1     |  |     |      |      |       |
| Power supply current                       | IDDH   | HVDD = 3.3V(typ)   | -   | 7.9  | 12.0 | mA    |
|  | IDDCH  | CVDD = 3.3V(typ)   | -   | 1.6  | 5.0  | mA    |
|  | IDDCL  | CVDD = 1.8V(typ)   | -   | 0.7  | 2.0  | mA    |
|  | IDDL   | LVDD = 1.8V(typ)   | -   | 40.2 | 62.0 | mA    |
| Stationary current                         | *2     |  |     |      |      |       |
| Power supply current                       | IDDS   | VIN = HVDD,CVDD,LVDD or<br>VSS<br>HVDD = 3.6V<br>CVDD = 3.6V<br>LVDD = 1.95V                         | -   | -    | 25   | μΑ    |
| Input leakage                              |        |  |     |      |      |       |
| Input leakage<br>current                   | IL     | HVDD = 3.6V<br>CVDD = 3.6V<br>LVDD = 1.95V<br>HVIH = HVDD<br>CVIH = CVDD<br>LVIH = LVDD<br>VIL = VSS | -5  | -    | 5    | μΑ    |
| Input leakage                              |        |  |     |      |      |       |
| Input leakage<br>current<br>(5 V tolerant) | ILIF   | HVDD = 3.0V<br>CVDD = 1.65V<br>LVDD = 1.65V<br>HVOH = 5.5V   | -10 | -    | 10   | μΑ    |

<sup>\*1:</sup> TYP is the measured value when transferring data with the USB-HDD connected as the USB host. MAX is the value estimated from this value.

<sup>\*2:</sup> Stationary current with Ta = 25°C and both terminals in input mode.

#### 7. Electrical Characteristics

Current consumption measurements for individual power management states using Seiko Epson operating conditions (Ta = 25°C)

| Item  | Condition                                 | TYP | Units |
|---|---|-----|-------|
| CPU_Cut   | CPU bus operation *1                      |     |       |
| Power supply power                                    | HVDD = 3.3V<br>CVDD = 3.3V<br>LVDD = 1.8V | 4.2 | uW    |
| SLEEP   | CPU bus operation *1                      |     |       |
| Power supply power                                    | HVDD = 3.3V<br>CVDD = 3.3V<br>LVDD = 1.8V | 8.8 | uW    |
| ACTIVE (when operating as USB device) (USB ⇔ CPU-I/F) | *2  |     |       |
| Power supply power                                    | HVDD = 3.3V<br>CVDD = 3.3V<br>LVDD = 1.8V | 98  | mW    |
| ACTIVE (when operating as USB host) (USB ⇔ CPU-I/F)   | *3  |     |       |
| Power supply power                                    | HVDD = 3.3V<br>CVDD = 3.3V<br>LVDD = 1.8V | 118 | mW    |

<sup>\*1:</sup> Excluding current consumption due to DP pull-up resistance inside S1R72V27 (approx. 200 µA).

<sup>\*2:</sup> When transferring data connected to a PC as a USB device (actual transfer rate 13.5 MB/s).

<sup>\*3:</sup> When transferring data with the USB-HDD connected as the USB host (actual transfer rate 13 MB/s).