



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MC9S12XHZ512

Data Sheet

Covers

MC9S12XHZ384, MC9S12XHZ256

***HCS12X***  
***Microcontrollers***

MC9S12XHZ512  
Rev. 1.06  
10/2010

[freescale.com](http://freescale.com)



To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

The following revision history table summarizes changes contained in this document. This document contains information for all constituent modules, with the exception of the S12X CPU. For S12X CPU information please refer to CPU12XV2 in the CPU12/CPU12X Reference Manual.

## Revision History

Date	Revision Level	Description
January 5, 2006	01.00	New Book
April 20, 2006	01.01	Updated block guide versions
July 28, 2006	01.02	Made minor corrections
January 8, 2007	01.03	Added MC9S12XHZ384 and MC9S12XHZ256
August 20, 2007	01.04	Updated slew rates
November 4, 2008	01.05	Corrected typos on pinout diagram
October 14, 2010	01.06	Added PartID. Minor updates to ECT, SCI, IIC and XGATE sections.

## List of Chapters

<b>Chapter 1</b>	<b>MC9S12XHZ Family Device Overview</b> .....	<b>21</b>
<b>Chapter 2</b>	<b>Port Integration Module (S12XHZPIMV1)</b> .....	<b>57</b>
<b>Chapter 3</b>	<b>512 Kbyte Flash Module (S12XFTX512K4V3)</b> .....	<b>131</b>
<b>Chapter 4</b>	<b>4 Kbyte EEPROM Module (S12XEETX4KV2)</b> .....	<b>175</b>
<b>Chapter 5</b>	<b>XGATE (S12XGATEV2)</b> .....	<b>209</b>
<b>Chapter 6</b>	<b>Security (S12X9SECV2)</b> .....	<b>323</b>
<b>Chapter 7</b>	<b>Clocks and Reset Generator (S12CRGV6)</b> .....	<b>331</b>
<b>Chapter 8</b>	<b>Pierce Oscillator (S12XOSCLCPV1)</b> .....	<b>371</b>
<b>Chapter 9</b>	<b>Analog-to-Digital Converter (ATD10B16CV4)</b> .....	<b>377</b>
<b>Chapter 10</b>	<b>Liquid Crystal Display (LCD32F4BV1)</b> .....	<b>411</b>
<b>Chapter 11</b>	<b>Motor Controller (MC10B12CV2)</b> .....	<b>429</b>
<b>Chapter 12</b>	<b>Stepper Stall Detector (SSDV1)</b> .....	<b>461</b>
<b>Chapter 13</b>	<b>Inter-Integrated Circuit (IICV3)</b> .....	<b>479</b>
<b>Chapter 14</b>	<b>Freescale’s Scalable Controller Area Network (MSCANV3)</b> .....	<b>507</b>
<b>Chapter 15</b>	<b>Serial Communication Interface (SCIV5)</b> .....	<b>561</b>
<b>Chapter 16</b>	<b>Serial Peripheral Interface (SPIV4)</b> .....	<b>599</b>
<b>Chapter 17</b>	<b>Periodic Interrupt Timer (PIT24B4CV1)</b> .....	<b>625</b>
<b>Chapter 18</b>	<b>Pulse-Width Modulator (PWM8B8CV1)</b> .....	<b>639</b>
<b>Chapter 19</b>	<b>Enhanced Capture Timer (ECT16B8CV3)</b> .....	<b>671</b>
<b>Chapter 20</b>	<b>Voltage Regulator (VREG3V3V5)</b> .....	<b>725</b>
<b>Chapter 21</b>	<b>Background Debug Module (S12XBDMV2)</b> .....	<b>739</b>
<b>Chapter 22</b>	<b>S12X Debug (S12XDBGV3) Module</b> .....	<b>765</b>
<b>Chapter 23</b>	<b>External Bus Interface (S12XEIV3)</b> .....	<b>807</b>
<b>Chapter 24</b>	<b>Interrupt (S12XINTV1)</b> .....	<b>831</b>
<b>Chapter 25</b>	<b>Memory Mapping Control (S12XMMCV3)</b> .....	<b>849</b>

---

<b>Appendix A</b>	<b>Electrical Characteristics</b> . . . . .	<b>891</b>
<b>Appendix B</b>	<b>Package Information</b> . . . . .	<b>935</b>
<b>Appendix C</b>	<b>PCB Layout Guidelines</b> . . . . .	<b>938</b>
<b>Appendix D</b>	<b>Ordering Information</b> . . . . .	<b>941</b>
<b>Appendix E</b>	<b>Detailed Register Map</b> . . . . .	<b>942</b>

# Table of Contents

## Chapter 1 MC9S12XHZ Family Device Overview

1.1	Introduction .....	21
1.1.1	Features .....	22
1.1.2	Modes of Operation .....	24
1.1.3	Block Diagram .....	24
1.1.4	Device Memory Map .....	26
1.1.5	Part ID Assignments .....	30
1.2	Signal Description .....	30
1.2.1	Device Pinout .....	30
1.2.2	Signal Properties Summary .....	33
1.2.3	Detailed Signal Descriptions .....	36
1.2.4	Power Supply Pins .....	45
1.3	System Clock Description .....	47
1.4	Chip Configuration Summary .....	48
1.5	Modes of Operation .....	49
1.5.1	User Modes .....	49
1.5.2	Low-Power Modes .....	50
1.5.3	Freeze Mode .....	51
1.6	Resets and Interrupts .....	51
1.6.1	Vectors .....	51
1.6.2	Effects of Reset .....	54
1.7	COP Configuration .....	54
1.8	ATD External Trigger Input Connection .....	55

## Chapter 2 Port Integration Module (S12XHZPIMV1)

2.1	Introduction .....	57
2.1.1	Features .....	57
2.1.2	Block Diagram .....	58
2.2	External Signal Description .....	59
2.3	Memory Map and Register Definition .....	65
2.3.1	Port A and Port B .....	68
2.3.2	Port C and Port D .....	71
2.3.3	Port E .....	73
2.3.4	Port K .....	75
2.3.5	Miscellaneous registers .....	77
2.3.6	Port AD .....	82

2.3.7	Port L	87
2.3.8	Port M	91
2.3.9	Port P	96
2.3.10	Port S	102
2.3.11	Port T	107
2.3.12	Port U	113
2.3.13	Port V	117
2.3.14	Port W	121
2.4	Functional Description	125
2.4.1	I/O Register	125
2.4.2	Input Register	125
2.4.3	Data Direction Register	126
2.4.4	Reduced Drive Register	127
2.4.5	Pull Device Enable Register	127
2.4.6	Polarity Select Register	127
2.4.7	Pin Configuration Summary	127
2.5	Resets	128
2.5.1	Reset Initialization	128
2.6	Interrupts	129
2.6.1	General	129
2.6.2	Interrupt Sources	130
2.6.3	Operation in Stop Mode	130

## Chapter 3

### 512 Kbyte Flash Module (S12XFTX512K4V3)

3.1	Introduction	131
3.1.1	Glossary	131
3.1.2	Features	131
3.1.3	Modes of Operation	132
3.1.4	Block Diagram	132
3.2	External Signal Description	133
3.3	Memory Map and Register Definition	134
3.3.1	Module Memory Map	134
3.3.2	Register Descriptions	136
3.4	Functional Description	150
3.4.1	Flash Command Operations	150
3.4.2	Flash Commands	153
3.4.3	Illegal Flash Operations	169
3.5	Operating Modes	170
3.5.1	Wait Mode	170
3.5.2	Stop Mode	170
3.5.3	Background Debug Mode	170

3.6	Flash Module Security .....	170
3.6.1	Unsecuring the MCU using Backdoor Key Access .....	171
3.6.2	Unsecuring the MCU in Special Single Chip Mode using BDM .....	172
3.7	Resets .....	172
3.7.1	Flash Reset Sequence .....	172
3.7.2	Reset While Flash Command Active .....	172
3.8	Interrupts .....	172
3.8.1	Description of Flash Interrupt Operation .....	173

## Chapter 4

### 4 Kbyte EEPROM Module (S12XEETX4KV2)

4.1	Introduction .....	175
4.1.1	Glossary .....	175
4.1.2	Features .....	175
4.1.3	Modes of Operation .....	175
4.1.4	Block Diagram .....	176
4.2	External Signal Description .....	176
4.3	Memory Map and Register Definition .....	176
4.3.1	Module Memory Map .....	176
4.3.2	Register Descriptions .....	179
4.4	Functional Description .....	187
4.4.1	EEPROM Command Operations .....	187
4.4.2	EEPROM Commands .....	190
4.4.3	Illegal EEPROM Operations .....	204
4.5	Operating Modes .....	205
4.5.1	Wait Mode .....	205
4.5.2	Stop Mode .....	205
4.5.3	Background Debug Mode .....	205
4.6	EEPROM Module Security .....	205
4.6.1	Unsecuring the MCU in Special Single Chip Mode using BDM .....	206
4.7	Resets .....	206
4.7.1	EEPROM Reset Sequence .....	206
4.7.2	Reset While EEPROM Command Active .....	206
4.8	Interrupts .....	206
4.8.1	Description of EEPROM Interrupt Operation .....	207

## Chapter 5

### XGATE (S12XGATEV2)

5.1	Introduction .....	209
5.1.1	Glossary of Terms .....	209
5.1.2	Features .....	210
5.1.3	Modes of Operation .....	211



5.1.4	Block Diagram .....	211
5.2	External Signal Description .....	212
5.3	Memory Map and Register Definition .....	213
5.3.1	Register Descriptions .....	213
5.4	Functional Description .....	229
5.4.1	XGATE RISC Core .....	229
5.4.2	Programmer's Model .....	229
5.4.3	Memory Map .....	230
5.4.4	Semaphores .....	231
5.4.5	Software Error Detection .....	232
5.5	Interrupts .....	233
5.5.1	Incoming Interrupt Requests .....	233
5.5.2	Outgoing Interrupt Requests .....	233
5.6	Debug Mode .....	233
5.6.1	Debug Features .....	233
5.6.2	Entering Debug Mode .....	234
5.6.3	Leaving Debug Mode .....	235
5.7	Security .....	235
5.8	Instruction Set .....	235
5.8.1	Addressing Modes .....	235
5.8.2	Instruction Summary and Usage .....	239
5.8.3	Cycle Notation .....	242
5.8.4	Thread Execution .....	242
5.8.5	Instruction Glossary .....	242
5.8.6	Instruction Coding .....	315
5.9	Initialization and Application Information .....	318
5.9.1	Initialization .....	318
5.9.2	Code Example (Transmit "Hello World!" on SCI) .....	318

## Chapter 6 Security (S12X9SECV2)

6.1	Introduction .....	323
6.1.1	Features .....	323
6.1.2	Modes of Operation .....	323
6.1.3	Securing the Microcontroller .....	324
6.1.4	Operation of the Secured Microcontroller .....	325
6.1.5	Unsecuring the Microcontroller .....	326
6.1.6	Reprogramming the Security Bits .....	327
6.1.7	Complete Memory Erase (Special Modes) .....	328

## Chapter 7

### Clocks and Reset Generator (S12CRGV6)

7.1	Introduction .....	331
7.1.1	Features .....	331
7.1.2	Modes of Operation .....	332
7.1.3	Block Diagram .....	333
7.2	External Signal Description .....	334
7.2.1	$V_{DDPLL}$ and $V_{SSPLL}$ — Operating and Ground Voltage Pins .....	334
7.2.2	XFC — External Loop Filter Pin .....	334
7.2.3	$\overline{RESET}$ — Reset Pin .....	334
7.3	Memory Map and Register Definition .....	334
7.3.1	Module Memory Map .....	335
7.3.2	Register Descriptions .....	336
7.4	Functional Description .....	350
7.4.1	Functional Blocks .....	350
7.4.2	Operating Modes .....	355
7.4.3	Low Power Options .....	356
7.5	Resets .....	365
7.5.1	Description of Reset Operation .....	365
7.5.2	Clock Monitor Reset .....	367
7.5.3	Computer Operating Properly Watchdog (COP) Reset .....	367
7.5.4	Power On Reset, Low Voltage Reset .....	367
7.6	Interrupts .....	368
7.6.1	Real Time Interrupt .....	368
7.6.2	PLL Lock Interrupt .....	369
7.6.3	Self Clock Mode Interrupt .....	369

## Chapter 8

### Pierce Oscillator (S12XOSCLCPV1)

8.1	Introduction .....	371
8.1.1	Features .....	371
8.1.2	Modes of Operation .....	371
8.1.3	Block Diagram .....	372
8.2	External Signal Description .....	372
8.2.1	$V_{DDPLL}$ and $V_{SSPLL}$ — Operating and Ground Voltage Pins .....	372
8.2.2	EXTAL and XTAL — Input and Output Pins .....	372
8.2.3	XCLKS — Input Signal .....	374
8.3	Memory Map and Register Definition .....	374
8.4	Functional Description .....	374
8.4.1	Gain Control .....	374
8.4.2	Clock Monitor .....	374
8.4.3	Wait Mode Operation .....	375

8.4.4	Stop Mode Operation .....	375
-------	---------------------------	-----

## Chapter 9

### Analog-to-Digital Converter (ATD10B16CV4) Block Description

9.1	Introduction .....	377
9.1.1	Features .....	377
9.1.2	Modes of Operation .....	377
9.1.3	Block Diagram .....	377
9.2	External Signal Description .....	379
9.2.1	AN <sub>x</sub> (x = 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0) — Analog Input Channel x Pins 379	
9.2.2	ETRIG3, ETRIG2, ETRIG1, ETRIG0 — External Trigger Pins .....	379
9.2.3	V <sub>RH</sub> , V <sub>RL</sub> — High Reference Voltage Pin, Low Reference Voltage Pin .....	379
9.2.4	V <sub>DDA</sub> , V <sub>SSA</sub> — Analog Circuitry Power Supply Pins .....	379
9.3	Memory Map and Register Definition .....	379
9.3.1	Module Memory Map .....	379
9.3.2	Register Descriptions .....	381
9.4	Functional Description .....	404
9.4.1	Analog Sub-block .....	404
9.4.2	Digital Sub-Block .....	405
9.4.3	Operation in Low Power Modes .....	406
9.5	Initialization/Application Information .....	407
9.5.1	Setting up and starting an A/D conversion .....	407
9.5.2	Aborting an A/D conversion .....	408
9.6	Resets .....	408
9.7	Interrupts .....	409

## Chapter 10

### Liquid Crystal Display (LCD32F4BV1) Block Description

10.1	Introduction .....	411
10.1.1	Features .....	411
10.1.2	Modes of Operation .....	411
10.1.3	Block Diagram .....	412
10.2	External Signal Description .....	413
10.2.1	BP[3:0] — Analog Backplane Pins .....	413
10.2.2	FP[31:0] — Analog Frontplane Pins .....	413
10.2.3	VLCD — LCD Supply Voltage Pin .....	413
10.3	Memory Map and Register Definition .....	413
10.3.1	Module Memory Map .....	413
10.3.2	Register Descriptions .....	415

10.4	Functional Description	419
10.4.1	LCD Driver Description	419
10.4.2	Operation in Wait Mode	421
10.4.3	Operation in Pseudo Stop Mode	421
10.4.4	Operation in Stop Mode	422
10.4.5	LCD Waveform Examples	422
10.5	Resets	428
10.6	Interrupts	428

## Chapter 11

### Motor Controller (MC10B12CV2) Block Description

11.1	Introduction	429
11.1.1	Features	429
11.1.2	Modes of Operation	429
11.1.3	Block Diagram	431
11.2	External Signal Description	432
11.2.1	M0C0M/M0C0P/M0C1M/M0C1P — PWM Output Pins for Motor 0	432
11.2.2	M1C0M/M1C0P/M1C1M/M1C1P — PWM Output Pins for Motor 1	433
11.2.3	M2C0M/M2C0P/M2C1M/M2C1P — PWM Output Pins for Motor 2	433
11.2.4	M3C0M/M3C0P/M3C1M/M3C1P — PWM Output Pins for Motor 3	433
11.2.5	M4C0M/M4C0P/M4C1M/M4C1P — PWM Output Pins for Motor 4	433
11.2.6	M5C0M/M5C0P/M5C1M/M5C1P — PWM Output Pins for Motor 5	433
11.3	Memory Map and Register Definition	434
11.3.1	Module Memory Map	434
11.3.2	Register Descriptions	436
11.4	Functional Description	442
11.4.1	Modes of Operation	442
11.4.2	PWM Duty Cycle	454
11.4.3	Motor Controller Counter Clock Source	454
11.4.4	Output Switching Delay	455
11.4.5	Operation in Wait Mode	456
11.4.6	Operation in Stop and Pseudo-Stop Modes	456
11.5	Reset	456
11.6	Interrupts	456
11.6.1	Timer Counter Overflow Interrupt	456
11.7	Initialization/Application Information	457
11.7.1	Code Example	457

## Chapter 12

### Stepper Stall Detector (SSDV1) Block Description

12.1	Introduction	461
12.1.1	Modes of Operation	461

12.1.2	Features	461
12.1.3	Block Diagram	462
12.2	External Signal Description	463
12.2.1	COSxM/COSxP — Cosine Coil Pins for Motor x	463
12.2.2	SINxM/SINxP — Sine Coil Pins for Motor x	463
12.3	Memory Map and Register Definition	464
12.3.1	Module Memory Map	464
12.3.2	Register Descriptions	464
12.4	Functional Description	472
12.4.1	Return to Zero Modes	472
12.4.2	Full Step States	473
12.4.3	Operation in Low Power Modes	476
12.4.4	Stall Detection Flow	476

## Chapter 13

### Inter-Integrated Circuit (IICV3) Block Description

13.1	Introduction	479
13.1.1	Features	479
13.1.2	Modes of Operation	481
13.1.3	Block Diagram	481
13.2	External Signal Description	482
13.2.1	IIC_SCL — Serial Clock Line Pin	482
13.2.2	IIC_SDA — Serial Data Line Pin	482
13.3	Memory Map and Register Definition	482
13.3.1	Register Descriptions	482
13.4	Functional Description	494
13.4.1	I-Bus Protocol	494
13.4.2	Operation in Run Mode	499
13.4.3	Operation in Wait Mode	499
13.4.4	Operation in Stop Mode	499
13.5	Resets	499
13.6	Interrupts	499
13.7	Application Information	500
13.7.1	IIC Programming Examples	500

## Chapter 14

### Freescale's Scalable Controller Area Network (S12MSCANV3)

14.1	Introduction	507
14.1.1	Glossary	508
14.1.2	Block Diagram	508
14.1.3	Features	509
14.1.4	Modes of Operation	509

14.2	External Signal Description	510
14.2.1	RXCAN — CAN Receiver Input Pin	510
14.2.2	TXCAN — CAN Transmitter Output Pin	510
14.2.3	CAN System	510
14.3	Memory Map and Register Definition	511
14.3.1	Module Memory Map	511
14.3.2	Register Descriptions	513
14.3.3	Programmer’s Model of Message Storage	532
14.4	Functional Description	543
14.4.1	General	543
14.4.2	Message Storage	543
14.4.3	Identifier Acceptance Filter	546
14.4.4	Modes of Operation	552
14.4.5	Low-Power Options	554
14.4.6	Reset Initialization	558
14.4.7	Interrupts	558
14.5	Initialization/Application Information	560
14.5.1	MSCAN initialization	560
14.5.2	Bus-Off Recovery	560

## Chapter 15 Serial Communication Interface (S12SCIV5)

15.1	Introduction	561
15.1.1	Glossary	561
15.1.2	Features	562
15.1.3	Modes of Operation	562
15.1.4	Block Diagram	563
15.2	External Signal Description	564
15.2.1	TXD — Transmit Pin	564
15.2.2	RXD — Receive Pin	564
15.3	Memory Map and Register Definition	564
15.3.1	Module Memory Map and Register Definition	564
15.3.2	Register Descriptions	565
15.4	Functional Description	577
15.4.1	Infrared Interface Submodule	578
15.4.2	LIN Support	578
15.4.3	Data Format	579
15.4.4	Baud Rate Generation	580
15.4.5	Transmitter	581
15.4.6	Receiver	586
15.4.7	Single-Wire Operation	594
15.4.8	Loop Operation	595

15.5	Initialization/Application Information	595
15.5.1	Reset Initialization	595
15.5.2	Modes of Operation	595
15.5.3	Interrupt Operation	596
15.5.4	Recovery from Wait Mode	598
15.5.5	Recovery from Stop Mode	598

## Chapter 16 Serial Peripheral Interface (S12SPIV4)

16.1	Introduction	599
16.1.1	Glossary of Terms	599
16.1.2	Features	599
16.1.3	Modes of Operation	599
16.1.4	Block Diagram	600
16.2	External Signal Description	601
16.2.1	MOSI — Master Out/Slave In Pin	601
16.2.2	MISO — Master In/Slave Out Pin	601
16.2.3	SS — Slave Select Pin	602
16.2.4	SCK — Serial Clock Pin	602
16.3	Memory Map and Register Definition	602
16.3.1	Module Memory Map	602
16.3.2	Register Descriptions	603
16.4	Functional Description	612
16.4.1	Master Mode	613
16.4.2	Slave Mode	614
16.4.3	Transmission Formats	615
16.4.4	SPI Baud Rate Generation	619
16.4.5	Special Features	619
16.4.6	Error Conditions	621
16.4.7	Low Power Mode Options	621

## Chapter 17 Periodic Interrupt Timer (S12PIT24B4CV1)

17.1	Introduction	625
17.1.1	Glossary	625
17.1.2	Features	625
17.1.3	Modes of Operation	625
17.1.4	Block Diagram	626
17.2	External Signal Description	626
17.3	Memory Map and Register Definition	627
17.4	Functional Description	636
17.4.1	Timer	636

17.4.2	Interrupt Interface	637
17.4.3	Hardware Trigger	638
17.5	Initialization/Application Information	638
17.5.1	Startup	638
17.5.2	Shutdown	638
17.5.3	Flag Clearing	638

## Chapter 18

### Pulse-Width Modulator (S12PWM8B8CV1)

18.1	Introduction	639
18.1.1	Features	639
18.1.2	Modes of Operation	639
18.1.3	Block Diagram	640
18.2	External Signal Description	640
18.2.1	PWM7 — PWM Channel 7	640
18.2.2	PWM6 — PWM Channel 6	640
18.2.3	PWM5 — PWM Channel 5	641
18.2.4	PWM4 — PWM Channel 4	641
18.2.5	PWM3 — PWM Channel 3	641
18.2.6	PWM3 — PWM Channel 2	641
18.2.7	PWM3 — PWM Channel 1	641
18.2.8	PWM3 — PWM Channel 0	641
18.3	Memory Map and Register Definition	641
18.3.1	Module Memory Map	641
18.3.2	Register Descriptions	642
18.4	Functional Description	657
18.4.1	PWM Clock Select	657
18.4.2	PWM Channel Timers	660
18.5	Resets	668
18.6	Interrupts	669

## Chapter 19

### Enhanced Capture Timer (ECT16B8CV3)

19.1	Introduction	671
19.1.1	Features	671
19.1.2	Modes of Operation	672
19.1.3	Block Diagram	673
19.2	External Signal Description	673
19.2.1	IOC7 — Input Capture and Output Compare Channel 7	673
19.2.2	IOC6 — Input Capture and Output Compare Channel 6	673
19.2.3	IOC5 — Input Capture and Output Compare Channel 5	674
19.2.4	IOC4 — Input Capture and Output Compare Channel 4	674



19.2.5	IOC3 — Input Capture and Output Compare Channel 3	674
19.2.6	IOC2 — Input Capture and Output Compare Channel 2	674
19.2.7	IOC1 — Input Capture and Output Compare Channel 1	674
19.2.8	IOC0 — Input Capture and Output Compare Channel 0	674
19.3	Memory Map and Register Definition	674
19.3.1	Module Memory Map	674
19.3.2	Register Descriptions	674
19.4	Functional Description	710
19.4.1	Enhanced Capture Timer Modes of Operation	717
19.4.2	Reset	721
19.4.3	Interrupts	722

## Chapter 20

### Voltage Regulator (S12VREG3V3V5)

20.1	Introduction	725
20.1.1	Features	725
20.1.2	Modes of Operation	725
20.1.3	Block Diagram	726
20.2	External Signal Description	728
20.2.1	VDDR — Regulator Power Input Pins	728
20.2.2	VDDA, VSSA — Regulator Reference Supply Pins	728
20.2.3	VDD, VSS — Regulator Output1 (Core Logic) Pins	728
20.2.4	VDDPLL, VSSPLL — Regulator Output2 (PLL) Pins	729
20.2.5	V <sub>REGEN</sub> — Optional Regulator Enable Pin	729
20.3	Memory Map and Register Definition	729
20.3.1	Module Memory Map	729
20.3.2	Register Descriptions	730
20.4	Functional Description	735
20.4.1	General	735
20.4.2	Regulator Core (REG)	735
20.4.3	Low-Voltage Detect (LVD)	736
20.4.4	Power-On Reset (POR)	736
20.4.5	Low-Voltage Reset (LVR)	736
20.4.6	Regulator Control (CTRL)	736
20.4.7	Autonomous Periodical Interrupt (API)	736
20.4.8	Resets	737
20.4.9	Description of Reset Operation	737
20.4.10	Interrupts	737

## Chapter 21

### Background Debug Module (S12XBDMV2)

21.1	Introduction	739
------	--------------	-----

21.1.1	Features	739
21.1.2	Modes of Operation	740
21.1.3	Block Diagram	741
21.2	External Signal Description	741
21.3	Memory Map and Register Definition	742
21.3.1	Module Memory Map	742
21.3.2	Register Descriptions	742
21.3.3	Family ID Assignment	747
21.4	Functional Description	747
21.4.1	Security	748
21.4.2	Enabling and Activating BDM	748
21.4.3	BDM Hardware Commands	749
21.4.4	Standard BDM Firmware Commands	750
21.4.5	BDM Command Structure	751
21.4.6	BDM Serial Interface	753
21.4.7	Serial Interface Hardware Handshake Protocol	756
21.4.8	Hardware Handshake Abort Procedure	758
21.4.9	SYNC — Request Timed Reference Pulse	761
21.4.10	Instruction Tracing	762
21.4.11	Serial Communication Time Out	763

## Chapter 22

### S12X Debug (S12XDBGV3) Module

22.1	Introduction	765
22.1.1	Glossary	765
22.1.2	Overview	766
22.1.3	Features	766
22.1.4	Modes of Operation	767
22.1.5	Block Diagram	768
22.2	External Signal Description	768
22.3	Memory Map and Registers	768
22.3.1	Module Memory Map	768
22.3.2	Register Descriptions	770
22.4	Functional Description	786
22.4.1	S12XDBG Operation	787
22.4.2	Comparator Modes	787
22.4.3	Trigger Modes	791
22.4.4	State Sequence Control	792
22.4.5	Trace Buffer Operation	793
22.4.6	Tagging	801
22.4.7	Breakpoints	802

## Chapter 23 External Bus Interface (S12XEBIV3)

23.1	Introduction .....	807
	23.1.1 Glossary or Terms .....	808
	23.1.2 Features .....	808
	23.1.3 Modes of Operation .....	808
	23.1.4 Block Diagram .....	810
23.2	External Signal Description .....	810
23.3	Memory Map and Register Definition .....	812
	23.3.1 Module Memory Map .....	812
	23.3.2 Register Descriptions .....	812
23.4	Functional Description .....	816
	23.4.1 Operating Modes and External Bus Properties .....	816
	23.4.2 Internal Visibility .....	817
	23.4.3 Accesses to Port Replacement Registers .....	821
	23.4.4 Stretched External Bus Accesses .....	821
	23.4.5 Data Select and Data Direction Signals .....	822
	23.4.6 Low-Power Options .....	824
23.5	Initialization/Application Information .....	824
	23.5.1 Normal Expanded Mode .....	825
	23.5.2 Emulation Modes .....	826

## Chapter 24 Interrupt (S12XINTV1)

24.1	Introduction .....	831
	24.1.1 Glossary .....	832
	24.1.2 Features .....	832
	24.1.3 Modes of Operation .....	832
	24.1.4 Block Diagram .....	834
24.2	External Signal Description .....	835
24.3	Memory Map and Register Definition .....	835
	24.3.1 Register Descriptions .....	836
24.4	Functional Description .....	843
	24.4.1 S12X Exception Requests .....	843
	24.4.2 Interrupt Prioritization .....	843
	24.4.3 XGATE Requests .....	844
	24.4.4 Priority Decoders .....	844
	24.4.5 Reset Exception Requests .....	845
	24.4.6 Exception Priority .....	845
24.5	Initialization/Application Information .....	846
	24.5.1 Initialization .....	846
	24.5.2 Interrupt Nesting .....	846

24.5.3	Wake Up from Stop or Wait Mode .....	847
--------	--------------------------------------	-----

## Chapter 25 Memory Mapping Control (S12XMMCV3)

25.1	Introduction .....	849
25.1.1	Terminology .....	850
25.1.2	Features .....	850
25.1.3	S12X Memory Mapping .....	851
25.1.4	Modes of Operation .....	851
25.1.5	Block Diagram .....	852
25.2	External Signal Description .....	852
25.3	Memory Map and Registers .....	854
25.3.1	Module Memory Map .....	854
25.3.2	Register Descriptions .....	855
25.4	Functional Description .....	869
25.4.1	MCU Operating Mode .....	869
25.4.2	Memory Map Scheme .....	870
25.4.3	Chip Access Restrictions .....	880
25.4.4	Chip Bus Control .....	882
25.4.5	Interrupts .....	883
25.5	Initialization/Application Information .....	883
25.5.1	CALL and RTC Instructions .....	883
25.5.2	Port Replacement Registers (PRRs) .....	884
25.5.3	On-Chip ROM Control .....	886

## Appendix A Electrical Characteristics

A.1	General .....	891
A.2	ATD .....	903
A.3	NVM, Flash, and EEPROM .....	907
A.4	Voltage Regulator .....	912
A.5	Reset, Oscillator, and PLL .....	913
A.6	LCD .....	919
A.7	MSCAN .....	920
A.8	SPI Timing .....	920
A.9	External Bus Timing .....	924

## Appendix B Package Information

B.1	144-Pin LQFP .....	936
B.2	112-Pin LQFP Package .....	937

**Appendix C**  
**PCB Layout Guidelines**

**Appendix D**  
**Ordering Information**

**Appendix E**  
**Detailed Register Map**

# Chapter 1

## MC9S12XHZ Family Device Overview

### 1.1 Introduction

Targeted at automotive instrumentation applications, the MC912XHZ family of microcontrollers is a fully pin-compatible extension to the existing MC9S12HZ family. It offers not only a larger memory but also incorporates all the architectural benefits of the new S12X-based family to deliver significantly higher performance. The MC9S12XHZ family retains the low cost, power consumption, EMC and code-size efficiency advantages currently associated with the MC9S12 products.

Based around S12X core, the MC912XHZ family runs 16-bit wide accesses without wait states for all peripherals and memories. The MC912XHZ family also features a new flexible interrupt handler, which allows multilevel nested interrupts.

The MC912XHZ family features the performance boosting XGATE co-processor. The XGATE is programmable in “C” language and runs at twice the bus frequency of the S12. Its instruction set is optimized for data movement, logic and bit manipulation instructions. Any peripheral module can be serviced by the XGATE.

The MC912XHZ family contains up to 512K bytes of Freescale Semiconductor’s industry leading, full automotive qualified Split-Gate Flash memory, with 4K bytes of additional integrated data EEPROM and up to 32K bytes of static RAM.

The MC912XHZ family features a 32x4 liquid crystal display (LCD) controller/driver and a motor pulse width modulator (MC) consisting of up to 24 high current outputs suited to drive six stepper motors with stall detectors (SSD) to simultaneously calibrate the pointer reset position of each motor. It also features two MSCAN modules, each with a FIFO receiver buffer arrangement, and input filters optimized for Gateway applications handling numerous message identifiers.

In addition, the MC912XHZ family is composed of standard on-chip peripherals including two asynchronous serial communications interfaces (SCI0 and SCI1), one serial peripheral interface (SPI), two IIC-bus interface (IIC0 and IIC1), an 8-channel 16-bit enhanced capture timer (ECT), a 16-channel, 10-bit analog-to-digital converter (ADC), and one 8-channel pulse width modulator (PWM).

The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements. The new fast-exit from STOP mode feature can further improve system power consumption. In addition to the I/O ports available in each module, 8 general-purpose I/O pins are available with interrupt and wake-up capability from stop or wait mode.

The MC912XHZ family is available in 112-pin LQFP and 144-pin LQFP packages. The 144-pin LQFP package option provides a full 16-bit wide non-multiplexed external bus interface.

## 1.1.1 Features

- HCS12X Core
  - 16-bit HCS12X CPU
    - Upward compatible with MC9S12 instruction set
    - Interrupt stacking and programmer’s model identical to MC9S12
    - Instruction queue
    - Enhanced indexed addressing
    - Enhanced instruction set
  - EBI (external bus interface)
  - MMC (module mapping control)
  - INT (interrupt controller)
  - DBG (debug module to monitor HCS12X CPU and XGATE bus activity)
  - BDM (background debug mode)
- XGATE (peripheral coprocessor)
  - Parallel processing module off loads the CPU by providing high-speed data processing and transfer
  - Data transfer between Flash EEPROM, RAM, peripheral modules, and I/O ports
- Memory
  - 512K, 384K, 256K byte Flash EEPROM
  - 4K byte EEPROM
  - 32K, 28K, 16K byte RAM
- CRG (clock and reset generator)
  - Low noise/low power Pierce oscillator
  - PLL
  - COP watchdog
  - Real time interrupt
  - Clock monitor
  - Fast wake-up from stop mode
- Analog-to-digital converter
  - 16 channels, 10-bit resolution
  - External conversion trigger capability
- ECT (enhanced capture timer)
  - 16-bit main counter with 8-bit prescaler
  - 8 programmable input capture or output compare channels
  - Four 8-bit or two 16-bit pulse accumulators
- PIT (periodic interrupt timer)
  - Four timers with independent time-out periods
  - Time-out periods selectable between 1 and  $2^{24}$  bus clock cycles

- 8 PWM (pulse-width modulator) channels
  - Programmable period and duty cycle
  - 8-bit 8-channel or 16-bit 4-channel
  - Separate control for each pulse width and duty cycle
  - Center-aligned or left-aligned outputs
  - Programmable clock select logic with a wide range of frequencies
  - Fast emergency shutdown input
- Two 1-Mbps, CAN 2.0 A, B software compatible modules
  - Five receive and three transmit buffers
  - Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit, or 8 x 8 bit
  - Four separate interrupt channels for Rx, Tx, error, and wake-up
  - Low-pass filter wake-up function
  - Loop-back for self-test operation
- Two IIC (Inter-IC bus) Modules
  - Compatible with IIC bus standard
  - Multi-master operation
  - Broadcast mode
- Serial interfaces
  - Two asynchronous serial communication interfaces (SCI) with additional LIN support and selectable IrDA 1.4 return-to-zero-inverted (RZI) format with programmable pulse width
  - Synchronous Serial Peripheral Interface (SPI)
- Liquid crystal display (LCD) driver with variable input voltage
  - Configurable for up to 32 frontplanes and 4 backplanes or general-purpose input or output
  - 5 modes of operation allow for different display sizes to meet application requirements
  - Unused frontplane and backplane pins can be used as general-purpose I/O
- PWM motor controller (MC) with 24 high current drivers
  - Each PWM channel switchable between two drivers in an H-bridge configuration
  - Left, right and center aligned outputs
  - Support for sine and cosine drive
  - Dithering
  - Output slew rate control
- Six stepper stall detectors (SSD)
  - Full step control during return to zero
  - Voltage detector and integrator / sigma delta converter circuit
  - 16-bit accumulator register
  - 16-bit modulus down counter



- On-Chip Voltage Regulator
  - Two parallel, linear voltage regulators with bandgap reference
  - Low-voltage detect (LVD) with low-voltage interrupt (LVI)
  - Power-on reset (POR) circuit
  - 3.3-V–5.5-V operation
  - Low-voltage reset (LVR)
  - Ultra low-power wake-up timer
- 144-pin LQFP and 112-pin LQFP packages
  - I/O lines with 5-V input and drive capability
  - Input threshold on external bus interface inputs switchable for 3.3-V or 5-V operation
  - 5-V A/D converter inputs
  - 8 key wake up interrupts with digital filtering and programmable rising/falling edge trigger
- Operation at 80 MHz equivalent to 40-MHz bus speed
- Development support
  - Single-wire background debug™ mode (BDM)
  - Four on-chip hardware breakpoints

## 1.1.2 Modes of Operation

User modes:

- Normal and emulation operating modes
  - Normal single-chip mode
  - Normal expanded mode
  - Emulation of single-chip mode
  - Emulation of expanded mode
- Special Operating Modes
  - Special single-chip mode with active background debug mode
  - Special test mode (**Freescale use only**)

Low-power modes:

- System stop modes
  - Pseudo stop mode
  - Full stop mode
- System wait mode

## 1.1.3 Block Diagram

Figure 1-1 shows a block diagram of the MC912XHZ family.




Figure 1-1. MC9S12XHZ Family Block Diagram