



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MC9S12ZVHY/MC9S12ZVHL Families Reference Manual

***S12 MagniV  
Microcontrollers***

MC9S12ZVHYRMV1  
Rev. 1.05  
6/2015

[freescale.com](http://freescale.com)



The revision of our documents on the World Wide Web is the most current. A printed copy may be an earlier revision. To verify you have the latest information available, refer to:

[freescale.com](http://freescale.com)

A full list of family members and options is included in the appendices. This document contains information for all constituent modules, with the exception of the S12Z CPU. For S12ZCPU information please refer to the CPU S12Z Reference Manual.

The following revision history table summarizes changes contained in this document. .

## Revision History

| Date      | Revision | Description  |
|-----------|----------|--|
| Sep, 2013 | 1.00     | First release for external web site<br>- Add ZVHY 32K<br>- Update OSC etc. electrical spec   |
| Nov, 2013 | 1.01     | - Updated Appendix A electrical spec<br>- Updated SCI/ADC/SPI/BDC/FTMRZ sections (see section rev. history)  |
| Mar, 2014 | 1.02     | - Added ZVHL part and corresponding LINPHY information.<br>- Updated STOP mode BDC dependency text.<br>- Changed $V_{LVRXA}$ minimum from 2.97V to 2.95V<br>- Added frequency spec. for WSTAT to operating conditions table<br>- Removed incorrect device overview reference to over-temperature protection<br>- Corrected vector mapping of ADC CONIF_OIE interrupt<br>- Updated CPMU section (see section rev. history)  |
| Jun, 2014 | 1.03     | - Corrected ordering information controller family encoding in Appendix N  |
| Sep, 2014 | 1.04     | - Updated BKGD pin I/O specification<br>- Specified ADC accuracy for a range of VDDA and VREF  |
| Jun, 2015 | 1.05     | - Added reference to safety constrained applications<br>- Corrected ADC reference result to right justified<br>- Split VDDX electrical parameter into separate cases, with and without PNP<br>- Enhanced CPMU chapter (see CPMU revision history)<br>- Added startup from reset cycle count parameter<br>- Updated BATS electrical parameter values for LB1, HB1 and HB2.<br>- Corrected BKGD pin voltage condition in Table A-8<br>- Removed incorrect CPU feature from feature list<br>- Corrected BDC clock name (see BDC revision history) |

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

## Chapter 1

### Device Overview MC9S12ZVHY/MC9S12ZVHL Families

|        |  |    |
|--------|--|----|
| 1.1    | Introduction                                     | 23 |
| 1.2    | Features   | 24 |
| 1.2.1  | MC9S12ZVHY/MC9S12ZVHL Families Member Comparison | 24 |
| 1.3    | Maskset 0N39G and 1N39G device compare           | 25 |
| 1.4    | Chip-Level Features                              | 25 |
| 1.5    | Module Features                                  | 26 |
| 1.5.1  | S12Z Central Processor Unit (CPU)                | 26 |
| 1.5.2  | Embedded Memory                                  | 27 |
| 1.5.3  | Clocks, Reset & Power Management Unit (CPMU)     | 28 |
| 1.5.4  | Main External Oscillator (XOSCLCP)               | 29 |
| 1.5.5  | 32K External Oscillator                          | 29 |
| 1.5.6  | System Integrity Support                         | 29 |
| 1.5.7  | Real Time Clock (RTC)                            | 29 |
| 1.5.8  | Timer (TIM)                                      | 30 |
| 1.5.9  | Pulse Width Modulation Module (PWM)              | 30 |
| 1.5.10 | Simple Sound Generator (SSG)                     | 30 |
| 1.5.11 | Liquid Crystal Display driver (LCD)              | 30 |
| 1.5.12 | LIN physical layer transceiver                   | 30 |
| 1.5.13 | Stepper Motor Controller (MC)                    | 31 |
| 1.5.14 | Stepper Stall Detect (SSD)                       | 31 |
| 1.5.15 | Multi-Scalable Controller Area Network (MSCAN)   | 31 |
| 1.5.16 | Inter-IC Bus Module (IIC)                        | 32 |
| 1.5.17 | Serial Communication Interface Module (SCI)      | 32 |
| 1.5.18 | Serial Peripheral Interface Module (SPI)         | 32 |
| 1.5.19 | Analog-to-Digital Converter Module (ADC)         | 32 |
| 1.5.20 | Supply Voltage Sensor (BATS)                     | 33 |
| 1.5.21 | On-Chip Voltage Regulator system (VREG)          | 33 |
| 1.6    | Block Diagram                                    | 34 |
| 1.6.1  | Device Memory Map                                | 35 |
| 1.6.2  | Part ID registers Assignments                    | 38 |
| 1.7    | Signal Description and Device Pinouts            | 38 |
| 1.7.1  | Pin Assignment Overview                          | 38 |
| 1.7.2  | Detailed Signal Descriptions                     | 39 |
| 1.7.3  | VSENSE - Voltage Sensor Input                    | 46 |
| 1.7.4  | BCTL   | 46 |
| 1.7.5  | Power Supply Pins                                | 46 |
| 1.8    | Package and Pinouts                              | 47 |
| 1.9    | Modes of Operation                               | 58 |
| 1.9.1  | Chip Configuration Modes                         | 58 |
| 1.9.2  | Debugging Modes                                  | 59 |
| 1.9.3  | Low Power Modes                                  | 59 |
| 1.10   | Security   | 60 |
| 1.10.1 | Features   | 60 |



|        |  |    |
|--------|--|----|
| 1.10.2 | Securing the Microcontroller             | 60 |
| 1.10.3 | Operation of the Secured Microcontroller | 61 |
| 1.10.4 | Unsecuring the Microcontroller           | 61 |
| 1.10.5 | Reprogramming the Security Bits          | 62 |
| 1.10.6 | Complete Memory Erase                    | 62 |
| 1.11   | Resets and Interrupts                    | 62 |
| 1.11.1 | Resets                                   | 62 |
| 1.11.2 | Interrupt Vectors                        | 63 |
| 1.11.3 | Effects of Reset                         | 66 |
| 1.12   | COP Configuration                        | 67 |
| 1.13   | ADC0 Internal Channels                   | 67 |
| 1.14   | The ADC0 VRH/VRL                         | 68 |
| 1.15   | The ADC0 Conversion Resolution           | 68 |
| 1.16   | ADC Result Reference                     | 68 |
| 1.17   | BDC Clock Source Connectivity            | 69 |
| 1.18   | FTMRZ Connectivity                       | 69 |
| 1.19   | RTC Clock Source                         | 69 |
| 1.20   | LCD Clock Source Connectivity            | 70 |
| 1.21   | 32K OSC enable control                   | 70 |

## Chapter 2

### Port Integration Module (S12ZVHYPIMV1)

|       |  |     |
|-------|--|-----|
| 2.1   | Introduction                                 | 71  |
| 2.1.1 | Overview                                     | 71  |
| 2.1.2 | Features                                     | 72  |
| 2.2   | External Signal Description                  | 73  |
| 2.3   | Memory Map and Register Definition           | 82  |
| 2.3.1 | Register Map                                 | 83  |
| 2.3.2 | Register Descriptions                        | 90  |
| 2.4   | Functional Description                       | 107 |
| 2.4.1 | General                                      | 107 |
| 2.4.2 | Registers                                    | 107 |
| 2.4.3 | Interrupts                                   | 111 |
| 2.4.4 | Pin interrupts and Wakeup                    | 112 |
| 2.5   | Initialization and Application Information   | 113 |
| 2.5.1 | Port Data and Data Direction Register writes | 113 |
| 2.5.2 | SCI0,1 Baud Rate Detection                   | 113 |
| 2.5.3 | RTC on chip calibration                      | 113 |
| 2.5.4 | RTC off chip calibration                     | 113 |

## Chapter 3

### Memory Mapping Control (S12ZMMCV1)

|       |              |     |
|-------|--------------|-----|
| 3.1   | Introduction | 115 |
| 3.1.1 | Glossary     | 116 |

|       |  |     |
|-------|--|-----|
| 3.1.2 | Overview .....                           | 116 |
| 3.1.3 | Features .....                           | 116 |
| 3.1.4 | Modes of Operation .....                 | 116 |
| 3.1.5 | Block Diagram .....                      | 117 |
| 3.2   | External Signal Description .....        | 117 |
| 3.3   | Memory Map and Register Definition ..... | 117 |
| 3.3.1 | Memory Map .....                         | 117 |
| 3.3.2 | Register Descriptions .....              | 118 |
| 3.4   | Functional Description .....             | 123 |
| 3.4.1 | Global Memory Map .....                  | 123 |
| 3.4.2 | Illegal Accesses .....                   | 125 |
| 3.4.3 | Uncorrectable ECC Faults .....           | 126 |

## Chapter 4 Interrupt (S12ZINTV0)

|       |  |     |
|-------|--|-----|
| 4.1   | Introduction .....                           | 127 |
| 4.1.1 | Glossary .....                               | 128 |
| 4.1.2 | Features .....                               | 128 |
| 4.1.3 | Modes of Operation .....                     | 129 |
| 4.1.4 | Block Diagram .....                          | 129 |
| 4.2   | External Signal Description .....            | 130 |
| 4.3   | Memory Map and Register Definition .....     | 130 |
| 4.3.1 | Module Memory Map .....                      | 130 |
| 4.3.2 | Register Descriptions .....                  | 131 |
| 4.4   | Functional Description .....                 | 135 |
| 4.4.1 | S12Z Exception Requests .....                | 136 |
| 4.4.2 | Interrupt Prioritization .....               | 136 |
| 4.4.3 | Priority Decoder .....                       | 137 |
| 4.4.4 | Reset Exception Requests .....               | 137 |
| 4.4.5 | Exception Priority .....                     | 137 |
| 4.4.6 | Interrupt Vector Table Layout .....          | 138 |
| 4.5   | Initialization/Application Information ..... | 138 |
| 4.5.1 | Initialization .....                         | 138 |
| 4.5.2 | Interrupt Nesting .....                      | 138 |
| 4.5.3 | Wake Up from Stop or Wait Mode .....         | 139 |

## Chapter 5 Background Debug Controller (S12ZBDCV2)

|       |                                   |     |
|-------|-----------------------------------|-----|
| 5.1   | Introduction .....                | 141 |
| 5.1.1 | Glossary .....                    | 141 |
| 5.1.2 | Features .....                    | 142 |
| 5.1.3 | Modes of Operation .....          | 142 |
| 5.1.4 | Block Diagram .....               | 144 |
| 5.2   | External Signal Description ..... | 145 |

|        |  |     |
|--------|--|-----|
| 5.3    | Memory Map and Register Definition                       | 145 |
| 5.3.1  | Module Memory Map  | 145 |
| 5.3.2  | Register Descriptions                                    | 146 |
| 5.4    | Functional Description                                   | 150 |
| 5.4.1  | Security   | 150 |
| 5.4.2  | Enabling BDC And Entering Active BDM                     | 150 |
| 5.4.3  | Clock Source   | 151 |
| 5.4.4  | BDC Commands   | 151 |
| 5.4.5  | BDC Access Of Internal Resources                         | 167 |
| 5.4.6  | BDC Serial Interface                                     | 170 |
| 5.4.7  | Serial Interface Hardware Handshake (ACK Pulse) Protocol | 173 |
| 5.4.8  | Hardware Handshake Abort Procedure                       | 175 |
| 5.4.9  | Hardware Handshake Disabled (ACK Pulse Disabled)         | 176 |
| 5.4.10 | Single Stepping  | 177 |
| 5.4.11 | Serial Communication Timeout                             | 178 |
| 5.5    | Application Information                                  | 178 |
| 5.5.1  | Clock Frequency Considerations                           | 178 |

## Chapter 6

### S12Z Debug (S12ZDBGV2) Module

|       |  |     |
|-------|--|-----|
| 6.1   | Introduction                                 | 179 |
| 6.1.1 | Glossary                                     | 179 |
| 6.1.2 | Overview                                     | 180 |
| 6.1.3 | Features                                     | 180 |
| 6.1.4 | Modes of Operation                           | 181 |
| 6.1.5 | Block Diagram                                | 181 |
| 6.2   | External Signal Description                  | 182 |
| 6.2.1 | External Event Input                         | 182 |
| 6.2.2 | Profiling Output                             | 182 |
| 6.3   | Memory Map and Registers                     | 182 |
| 6.3.1 | Module Memory Map                            | 182 |
| 6.3.2 | Register Descriptions                        | 185 |
| 6.4   | Functional Description                       | 206 |
| 6.4.1 | DBG Operation                                | 206 |
| 6.4.2 | Comparator Modes                             | 206 |
| 6.4.3 | Events                                       | 210 |
| 6.4.4 | State Sequence Control                       | 212 |
| 6.4.5 | Trace Buffer Operation                       | 213 |
| 6.4.6 | Code Profiling                               | 222 |
| 6.4.7 | Breakpoints                                  | 226 |
| 6.5   | Application Information                      | 227 |
| 6.5.1 | Avoiding Unintended Breakpoint Re-triggering | 227 |
| 6.5.2 | Debugging Through Reset                      | 227 |
| 6.5.3 | Breakpoints from other S12Z sources          | 228 |
| 6.5.4 | Code Profiling                               | 228 |

## Chapter 7

### S12 Clock, Reset and Power Management Unit (S12CPMU\_UHV\_V5)

|        |  |     |
|--------|--|-----|
| 7.1    | Introduction .....   | 229 |
| 7.1.1  | Features .....   | 230 |
| 7.1.2  | Modes of Operation .....   | 232 |
| 7.1.3  | S12CPMU_UHV_V5 Block Diagram .....                                     | 235 |
| 7.2    | Signal Description .....   | 237 |
| 7.2.1  | RESET .....  | 237 |
| 7.2.2  | EXTAL and XTAL .....   | 237 |
| 7.2.3  | VSUP — Regulator Power Input Pin .....                                 | 237 |
| 7.2.4  | VDDA, VSSA — Regulator Reference Supply Pins .....                     | 237 |
| 7.2.5  | VDDX, VSSX — Pad Supply Pins .....                                     | 237 |
| 7.2.6  | BCTL — Base Control Pin for external PNP .....                         | 238 |
| 7.2.7  | VSS — Core Logic Ground Pin .....                                      | 238 |
| 7.2.8  | VDD — Internal Regulator Output Supply (Core Logic) .....              | 238 |
| 7.2.9  | VDDF — Internal Regulator Output Supply (NVM Logic) .....              | 238 |
| 7.2.10 | API_EXTCLK — API external clock output pin .....                       | 238 |
| 7.2.11 | TEMPSENSE — Internal Temperature Sensor Output Voltage .....           | 238 |
| 7.3    | Memory Map and Registers .....   | 239 |
| 7.3.1  | Module Memory Map .....  | 239 |
| 7.3.2  | Register Descriptions .....  | 241 |
| 7.4    | Functional Description .....   | 279 |
| 7.4.1  | Phase Locked Loop with Internal Filter (PLL) .....                     | 279 |
| 7.4.2  | Startup from Reset .....   | 281 |
| 7.4.3  | Stop Mode using PLLCLK as source of the Bus Clock .....                | 282 |
| 7.4.4  | Full Stop Mode using Oscillator Clock as source of the Bus Clock ..... | 282 |
| 7.4.5  | External Oscillator .....  | 284 |
| 7.4.6  | System Clock Configurations .....                                      | 285 |
| 7.5    | Resets .....   | 286 |
| 7.5.1  | General .....  | 286 |
| 7.5.2  | Description of Reset Operation .....                                   | 287 |
| 7.5.3  | Oscillator Clock Monitor Reset .....                                   | 287 |
| 7.5.4  | PLL Clock Monitor Reset .....  | 288 |
| 7.5.5  | Computer Operating Properly Watchdog (COP) Reset .....                 | 288 |
| 7.5.6  | Power-On Reset (POR) .....   | 289 |
| 7.5.7  | Low-Voltage Reset (LVR) .....  | 289 |
| 7.6    | Interrupts .....   | 290 |
| 7.6.1  | Description of Interrupt Operation .....                               | 290 |
| 7.7    | Initialization/Application Information .....                           | 292 |
| 7.7.1  | General Initialization Information .....                               | 292 |
| 7.7.2  | Application information for COP and API usage .....                    | 292 |
| 7.7.3  | Application Information for PLL and Oscillator Startup .....           | 292 |



## Chapter 8

### Timer Module (TIM16B8CV3) Block Description

|     |  |     |
|-----|--|-----|
| 8.1 | Introduction .....   | 295 |
|     | 8.1.1 Features .....   | 295 |
|     | 8.1.2 Modes of Operation .....   | 296 |
|     | 8.1.3 Block Diagrams .....   | 296 |
| 8.2 | External Signal Description .....                                      | 299 |
|     | 8.2.1 IOC7 — Input Capture and Output Compare Channel 7 .....          | 299 |
|     | 8.2.2 IOC6 - IOC0 — Input Capture and Output Compare Channel 6-0 ..... | 299 |
| 8.3 | Memory Map and Register Definition .....                               | 299 |
|     | 8.3.1 Module Memory Map .....  | 299 |
|     | 8.3.2 Register Descriptions .....                                      | 300 |
| 8.4 | Functional Description .....   | 316 |
|     | 8.4.1 Prescaler .....  | 318 |
|     | 8.4.2 Input Capture .....  | 318 |
|     | 8.4.3 Output Compare .....   | 318 |
|     | 8.4.4 Pulse Accumulator .....  | 319 |
|     | 8.4.5 Event Counter Mode .....   | 320 |
|     | 8.4.6 Gated Time Accumulation Mode .....                               | 320 |
| 8.5 | Resets .....   | 320 |
| 8.6 | Interrupts .....   | 320 |
|     | 8.6.1 Channel [7:0] Interrupt (C[7:0]F) .....                          | 321 |
|     | 8.6.2 Pulse Accumulator Input Interrupt (PAOVI) .....                  | 321 |
|     | 8.6.3 Pulse Accumulator Overflow Interrupt (PAOVF) .....               | 321 |
|     | 8.6.4 Timer Overflow Interrupt (TOF) .....                             | 321 |

## Chapter 9

### Pulse-Width Modulator (S12PWM8B8CV2)

|     |   |     |
|-----|---|-----|
| 9.1 | Introduction .....                          | 323 |
|     | 9.1.1 Features .....                        | 323 |
|     | 9.1.2 Modes of Operation .....              | 323 |
|     | 9.1.3 Block Diagram .....                   | 324 |
| 9.2 | External Signal Description .....           | 324 |
|     | 9.2.1 PWM7 - PWM0 — PWM Channel 7 - 0 ..... | 325 |
| 9.3 | Memory Map and Register Definition .....    | 325 |
|     | 9.3.1 Module Memory Map .....               | 325 |
|     | 9.3.2 Register Descriptions .....           | 325 |
| 9.4 | Functional Description .....                | 340 |
|     | 9.4.1 PWM Clock Select .....                | 340 |
|     | 9.4.2 PWM Channel Timers .....              | 343 |
| 9.5 | Resets .....                                | 351 |
| 9.6 | Interrupts .....                            | 352 |

## Chapter 10

### Analog-to-Digital Converter (ADC12B\_LBA\_V1)

|         |  |     |
|---------|--|-----|
| 10.1    | Introduction   | 353 |
| 10.2    | Key Features   | 355 |
| 10.2.1  | Modes of Operation   | 356 |
| 10.2.2  | Block Diagram  | 359 |
| 10.3    | Signal Description   | 360 |
| 10.3.1  | Detailed Signal Descriptions   | 360 |
| 10.4    | Memory Map and Register Definition   | 361 |
| 10.4.1  | Module Memory Map  | 361 |
| 10.4.2  | Register Descriptions  | 364 |
| 10.5    | Functional Description   | 396 |
| 10.5.1  | Overview   | 396 |
| 10.5.2  | Analog Sub-Block   | 396 |
| 10.5.3  | Digital Sub-Block  | 397 |
| 10.6    | Resets   | 410 |
| 10.7    | Interrupts   | 410 |
| 10.7.1  | ADC Conversion Interrupt   | 410 |
| 10.7.2  | ADC Sequence Abort Done Interrupt  | 410 |
| 10.7.3  | ADC Error and Conversion Flow Control Issue Interrupt                                  | 411 |
| 10.8    | Use Cases and Application Information  | 412 |
| 10.8.1  | List Usage — CSL single buffer mode and RVL single buffer mode                         | 412 |
| 10.8.2  | List Usage — CSL single buffer mode and RVL double buffer mode                         | 412 |
| 10.8.3  | List Usage — CSL double buffer mode and RVL double buffer mode                         | 413 |
| 10.8.4  | List Usage — CSL double buffer mode and RVL single buffer mode                         | 413 |
| 10.8.5  | List Usage — CSL double buffer mode and RVL double buffer mode                         | 414 |
| 10.8.6  | RVL swapping in RVL double buffer mode and related registers ADCIMDRI and ADCEOLRI 414 | 414 |
| 10.8.7  | Conversion flow control application information  | 416 |
| 10.8.8  | Continuous Conversion  | 418 |
| 10.8.9  | Triggered Conversion — Single CSL  | 419 |
| 10.8.10 | Fully Timing Controlled Conversion   | 420 |

## Chapter 11

### Freescale's Scalable Controller Area Network (S12MSCANV3)

|        |                                    |     |
|--------|------------------------------------|-----|
| 11.1   | Introduction                       | 421 |
| 11.1.1 | Glossary                           | 422 |
| 11.1.2 | Block Diagram                      | 422 |
| 11.1.3 | Features                           | 423 |
| 11.1.4 | Modes of Operation                 | 423 |
| 11.2   | External Signal Description        | 424 |
| 11.2.1 | RXCAN — CAN Receiver Input Pin     | 424 |
| 11.2.2 | TXCAN — CAN Transmitter Output Pin | 424 |

|        |  |     |
|--------|--|-----|
| 11.2.3 | CAN System .....                             | 424 |
| 11.3   | Memory Map and Register Definition .....     | 425 |
| 11.3.1 | Module Memory Map .....                      | 425 |
| 11.3.2 | Register Descriptions .....                  | 427 |
| 11.3.3 | Programmer's Model of Message Storage .....  | 446 |
| 11.4   | Functional Description .....                 | 457 |
| 11.4.1 | General .....                                | 457 |
| 11.4.2 | Message Storage .....                        | 457 |
| 11.4.3 | Identifier Acceptance Filter .....           | 460 |
| 11.4.4 | Modes of Operation .....                     | 466 |
| 11.4.5 | Low-Power Options .....                      | 468 |
| 11.4.6 | Reset Initialization .....                   | 472 |
| 11.4.7 | Interrupts .....                             | 472 |
| 11.5   | Initialization/Application Information ..... | 474 |
| 11.5.1 | MSCAN initialization .....                   | 474 |
| 11.5.2 | Bus-Off Recovery .....                       | 474 |

## Chapter 12

### Serial Communication Interface (S12SCIV6)

|        |   |     |
|--------|---|-----|
| 12.1   | Introduction .....                              | 475 |
| 12.1.1 | Glossary .....                                  | 475 |
| 12.1.2 | Features .....                                  | 476 |
| 12.1.3 | Modes of Operation .....                        | 477 |
| 12.1.4 | Block Diagram .....                             | 477 |
| 12.2   | External Signal Description .....               | 478 |
| 12.2.1 | TXD — Transmit Pin .....                        | 478 |
| 12.2.2 | RXD — Receive Pin .....                         | 478 |
| 12.3   | Memory Map and Register Definition .....        | 478 |
| 12.3.1 | Module Memory Map and Register Definition ..... | 478 |
| 12.3.2 | Register Descriptions .....                     | 479 |
| 12.4   | Functional Description .....                    | 492 |
| 12.4.1 | Infrared Interface Submodule .....              | 493 |
| 12.4.2 | LIN Support .....                               | 493 |
| 12.4.3 | Data Format .....                               | 494 |
| 12.4.4 | Baud Rate Generation .....                      | 495 |
| 12.4.5 | Transmitter .....                               | 496 |
| 12.4.6 | Receiver .....                                  | 501 |
| 12.4.7 | Single-Wire Operation .....                     | 509 |
| 12.4.8 | Loop Operation .....                            | 510 |
| 12.5   | Initialization/Application Information .....    | 510 |
| 12.5.1 | Reset Initialization .....                      | 510 |
| 12.5.2 | Modes of Operation .....                        | 511 |
| 12.5.3 | Interrupt Operation .....                       | 511 |
| 12.5.4 | Recovery from Wait Mode .....                   | 514 |
| 12.5.5 | Recovery from Stop Mode .....                   | 514 |

## Chapter 13

### Serial Peripheral Interface (S12SPIV5)

|        |  |     |
|--------|--|-----|
| 13.1   | Introduction .....                       | 515 |
| 13.1.1 | Glossary of Terms .....                  | 515 |
| 13.1.2 | Features .....                           | 515 |
| 13.1.3 | Modes of Operation .....                 | 515 |
| 13.1.4 | Block Diagram .....                      | 516 |
| 13.2   | External Signal Description .....        | 517 |
| 13.2.1 | MOSI — Master Out/Slave In Pin .....     | 517 |
| 13.2.2 | MISO — Master In/Slave Out Pin .....     | 517 |
| 13.2.3 | $\overline{SS}$ — Slave Select Pin ..... | 518 |
| 13.2.4 | SCK — Serial Clock Pin .....             | 518 |
| 13.3   | Memory Map and Register Definition ..... | 518 |
| 13.3.1 | Module Memory Map .....                  | 518 |
| 13.3.2 | Register Descriptions .....              | 519 |
| 13.4   | Functional Description .....             | 527 |
| 13.4.1 | Master Mode .....                        | 528 |
| 13.4.2 | Slave Mode .....                         | 529 |
| 13.4.3 | Transmission Formats .....               | 530 |
| 13.4.4 | SPI Baud Rate Generation .....           | 535 |
| 13.4.5 | Special Features .....                   | 536 |
| 13.4.6 | Error Conditions .....                   | 537 |
| 13.4.7 | Low Power Mode Options .....             | 538 |

## Chapter 14

### Inter-Integrated Circuit (IICV3) Block Description

|        |  |     |
|--------|--|-----|
| 14.1   | Introduction .....                       | 541 |
| 14.1.1 | Features .....                           | 541 |
| 14.1.2 | Modes of Operation .....                 | 543 |
| 14.1.3 | Block Diagram .....                      | 543 |
| 14.2   | External Signal Description .....        | 544 |
| 14.2.1 | IIC_SCL — Serial Clock Line Pin .....    | 544 |
| 14.2.2 | IIC_SDA — Serial Data Line Pin .....     | 544 |
| 14.3   | Memory Map and Register Definition ..... | 544 |
| 14.3.1 | Register Descriptions .....              | 544 |
| 14.4   | Functional Description .....             | 556 |
| 14.4.1 | I-Bus Protocol .....                     | 556 |
| 14.4.2 | Operation in Run Mode .....              | 561 |
| 14.4.3 | Operation in Wait Mode .....             | 561 |
| 14.4.4 | Operation in Stop Mode .....             | 561 |
| 14.5   | Resets .....                             | 561 |
| 14.6   | Interrupts .....                         | 561 |
| 14.7   | Application Information .....            | 562 |
| 14.7.1 | IIC Programming Examples .....           | 562 |

## Chapter 15

### Liquid Crystal Display (LCD40F4BV3) Block Description

|        |  |     |
|--------|--|-----|
| 15.1   | Introduction .....                       | 569 |
| 15.1.1 | Features .....                           | 570 |
| 15.1.2 | Modes of Operation .....                 | 570 |
| 15.1.3 | Block Diagram .....                      | 570 |
| 15.2   | External Signal Description .....        | 572 |
| 15.2.1 | BP[3:0] — Analog Backplane Pins .....    | 572 |
| 15.2.2 | FP[39:0] — Analog Frontplane Pins .....  | 572 |
| 15.2.3 | VLCD — LCD Supply Voltage Pin .....      | 572 |
| 15.3   | Memory Map and Register Definition ..... | 572 |
| 15.3.1 | Module Memory Map .....                  | 572 |
| 15.3.2 | Register Descriptions .....              | 574 |
| 15.4   | Functional Description .....             | 581 |
| 15.4.1 | LCD Driver Description .....             | 581 |
| 15.4.2 | Operation in Wait Mode .....             | 583 |
| 15.4.3 | Operation in Stop Mode .....             | 583 |
| 15.4.4 | LCD Waveform Examples .....              | 584 |
| 15.4.5 | LCD Clock Inputs & Reset Behavior .....  | 590 |
| 15.5   | Resets .....                             | 591 |
| 15.6   | Interrupts .....                         | 591 |

## Chapter 16

### Motor Controller (MC10B8CV1)

|        |   |     |
|--------|---|-----|
| 16.1   | Introduction .....  | 593 |
| 16.1.1 | Features .....  | 593 |
| 16.1.2 | Modes of Operation .....                                    | 593 |
| 16.1.3 | Block Diagram .....   | 595 |
| 16.2   | External Signal Description .....                           | 596 |
| 16.2.1 | M0C0M/M0C0P/M0C1M/M0C1P — PWM Output Pins for Motor 0 ..... | 596 |
| 16.2.2 | M1C0M/M1C0P/M1C1M/M1C1P — PWM Output Pins for Motor 1 ..... | 596 |
| 16.3   | Memory Map and Register Definition .....                    | 596 |
| 16.3.1 | Module Memory Map .....                                     | 596 |
| 16.3.2 | Register Descriptions .....                                 | 598 |
| 16.4   | Functional Description .....                                | 605 |
| 16.4.1 | Modes of Operation .....                                    | 605 |
| 16.4.2 | PWM Duty Cycle .....  | 617 |
| 16.4.3 | Motor Controller Counter Clock Source .....                 | 617 |
| 16.4.4 | Output Switching Delay .....                                | 618 |
| 16.4.5 | Operation in Wait Mode .....                                | 619 |
| 16.4.6 | Operation in Stop and Pseudo-Stop Modes .....               | 619 |
| 16.5   | Reset .....   | 619 |
| 16.6   | Interrupts .....  | 619 |
| 16.6.1 | Timer Counter Overflow Interrupt .....                      | 619 |



|        |  |     |
|--------|--|-----|
| 16.7   | Initialization/Application Information ..... | 620 |
| 16.7.1 | Code Example .....                           | 620 |

## Chapter 17

### Stepper Stall Detector (SSDV2) Block Description

|        |  |     |
|--------|--|-----|
| 17.1   | Introduction .....                           | 621 |
| 17.1.1 | Modes of Operation .....                     | 621 |
| 17.1.2 | Features .....                               | 621 |
| 17.1.3 | Block Diagram .....                          | 622 |
| 17.2   | External Signal Description .....            | 623 |
| 17.2.1 | COSM/COSP — Cosine Coil Pins for Motor ..... | 623 |
| 17.2.2 | SINM/SINP — Sine Coil Pins for Motor .....   | 623 |
| 17.3   | Memory Map and Register Definition .....     | 624 |
| 17.3.1 | Module Memory Map .....                      | 624 |
| 17.3.2 | Register Descriptions .....                  | 624 |
| 17.4   | Functional Description .....                 | 631 |
| 17.4.1 | Return to Zero Modes .....                   | 632 |
| 17.4.2 | Full Step States .....                       | 632 |
| 17.4.3 | Operation in Low Power Modes .....           | 636 |
| 17.4.4 | Stall Detection Flow .....                   | 636 |

## Chapter 18

### Real-Time Counter With Calendar (RTCV2)

|         |  |     |
|---------|--|-----|
| 18.1    | Introduction .....                                 | 639 |
| 18.2    | Features .....                                     | 639 |
| 18.2.1  | Modes of Operation .....                           | 639 |
| 18.2.2  | Block Diagram .....                                | 640 |
| 18.3    | External Signal Description .....                  | 641 |
| 18.3.1  | OSCCLK .....                                       | 641 |
| 18.3.2  | OSCCLK_32K .....                                   | 641 |
| 18.3.3  | IRCCLK .....                                       | 642 |
| 18.3.4  | RTCCLK .....                                       | 642 |
| 18.3.5  | CALCLK .....                                       | 642 |
| 18.4    | Register Definition .....                          | 642 |
| 18.4.1  | RTC Control Register 1(RTCCTL1) .....              | 643 |
| 18.4.2  | RTC Control Register 2 (RTCCTL2) .....             | 644 |
| 18.4.3  | RTC Control Register 3 (RTCCTL3) .....             | 644 |
| 18.4.4  | RTC Control Register 4 (RTCCTL4) .....             | 645 |
| 18.4.5  | RTC Status Register 1 (RTCS1) .....                | 646 |
| 18.4.6  | RTC Compensation Configure Register (RTCCCR) ..... | 647 |
| 18.4.7  | RTC Counter Register (RTCCNT) .....                | 647 |
| 18.4.8  | RTC Modulo Register (RTCMOD) .....                 | 648 |
| 18.4.9  | RTC Second Register (RTCSECR) .....                | 648 |
| 18.4.10 | RTC Minute Register (RTCMINR) .....                | 649 |

|         |  |     |
|---------|--|-----|
| 18.4.11 | RTC Hour Register (RTCHRR)                 | 649 |
| 18.5    | Functional Description                     | 650 |
| 18.5.1  | RTC clock and reset behavior               | 650 |
| 18.5.2  | Calendar Functions                         | 650 |
| 18.5.3  | Interrupts                                 | 650 |
| 18.5.4  | RTC Clock Compensation                     | 651 |
| 18.5.5  | Calendar Register and Bit Write Protection | 652 |
| 18.5.6  | Load buffer register                       | 653 |
| 18.6    | Initialization/Application Information     | 653 |
| 18.6.1  | RTC Calibration                            | 653 |
| 18.6.2  | RTC compensation                           | 654 |

## Chapter 19

### Simple Sound Generator (SSGV1)

|        |                                    |     |
|--------|------------------------------------|-----|
| 19.1   | Introduction                       | 655 |
| 19.1.1 | Features                           | 655 |
| 19.1.2 | Block Diagram                      | 655 |
| 19.2   | External Signal Description        | 656 |
| 19.2.1 | SGT                                | 656 |
| 19.2.2 | SGA                                | 657 |
| 19.3   | Memory Map and Register Definition | 657 |
| 19.3.1 | Module Memory Map                  | 657 |
| 19.3.2 | Register Descriptions              | 657 |
| 19.4   | Functional Description             | 668 |
| 19.4.1 | SSG Amplitude Generation           | 668 |
| 19.4.2 | SSG Tone Generation                | 669 |
| 19.4.3 | SSG Attack and Decay function      | 669 |
| 19.4.4 | SSG Start and Stop                 | 672 |
| 19.4.5 | Register Reload                    | 673 |
| 19.4.6 | SSG Output Control                 | 674 |
| 19.5   | Interrupt                          | 674 |

## Chapter 20

### ECC Generation module (SRAM\_ECCV1)

|        |  |     |
|--------|--|-----|
| 20.1   | Introduction                             | 675 |
| 20.1.1 | Features                                 | 675 |
| 20.2   | Memory Map and Register Definition       | 675 |
| 20.2.1 | Register Summary                         | 675 |
| 20.2.2 | Register Descriptions                    | 677 |
| 20.3   | Functional Description                   | 681 |
| 20.3.1 | Aligned 2 and 4 Byte Memory write access | 682 |
| 20.3.2 | Other Memory write access                | 682 |
| 20.3.3 | Memory read access                       | 683 |
| 20.3.4 | Memory initialization                    | 683 |

|        |                    |     |
|--------|--------------------|-----|
| 20.3.5 | Interrupt handling | 683 |
| 20.3.6 | ECC Algorithm      | 684 |
| 20.3.7 | ECC Debug Behavior | 684 |

## Chapter 21

### 64 KB Flash Module (S12ZFTMRZ64K2KV2)

|         |  |     |
|---------|--|-----|
| 21.1    | Introduction   | 688 |
| 21.1.1  | Glossary   | 688 |
| 21.1.2  | Features   | 689 |
| 21.1.3  | Block Diagram  | 689 |
| 21.2    | External Signal Description                              | 690 |
| 21.3    | Memory Map and Registers                                 | 691 |
| 21.3.1  | Module Memory Map  | 691 |
| 21.3.2  | Register Descriptions                                    | 695 |
| 21.4    | Functional Description                                   | 715 |
| 21.4.1  | Modes of Operation                                       | 715 |
| 21.4.2  | IFR Version ID Word                                      | 715 |
| 21.4.3  | Flash Block Read Access                                  | 715 |
| 21.4.4  | Internal NVM resource                                    | 716 |
| 21.4.5  | Flash Command Operations                                 | 716 |
| 21.4.6  | Allowed Simultaneous P-Flash and EEPROM Operations       | 721 |
| 21.4.7  | Flash Command Description                                | 722 |
| 21.4.8  | Interrupts   | 738 |
| 21.4.9  | Wait Mode  | 738 |
| 21.4.10 | Stop Mode  | 739 |
| 21.5    | Security   | 739 |
| 21.5.1  | Unsecuring the MCU using Backdoor Key Access             | 739 |
| 21.5.2  | Unsecuring the MCU in Special Single Chip Mode using BDM | 740 |
| 21.5.3  | Mode and Security Effects on Flash Command Availability  | 740 |
| 21.6    | Initialization   | 740 |

## Chapter 22

### Supply Voltage Sensor - (BATSV2)

|        |   |     |
|--------|---|-----|
| 22.1   | Introduction                                | 741 |
| 22.1.1 | Features                                    | 741 |
| 22.1.2 | Modes of Operation                          | 741 |
| 22.1.3 | Block Diagram                               | 742 |
| 22.2   | External Signal Description                 | 742 |
| 22.2.1 | VSENSE — Supply (Battery) Voltage Sense Pin | 742 |
| 22.2.2 | VSUP — Voltage Supply Pin                   | 743 |
| 22.3   | Memory Map and Register Definition          | 743 |
| 22.3.1 | Register Summary                            | 743 |
| 22.3.2 | Register Descriptions                       | 744 |
| 22.4   | Functional Description                      | 749 |

|        |            |     |
|--------|------------|-----|
| 22.4.1 | General    | 749 |
| 22.4.2 | Interrupts | 750 |

## Chapter 23 LIN Physical Layer (S12LINPHYV2)

|        |   |     |
|--------|---|-----|
| 23.1   | Introduction  | 753 |
| 23.1.1 | Features  | 753 |
| 23.1.2 | Modes of Operation                                    | 754 |
| 23.1.3 | Block Diagram   | 755 |
| 23.2   | External Signal Description                           | 756 |
| 23.2.1 | LIN — LIN Bus Pin                                     | 756 |
| 23.2.2 | LGND — LIN Ground Pin                                 | 756 |
| 23.2.3 | VLINSUP — Positive Power Supply                       | 756 |
| 23.2.4 | LPTxD — LIN Transmit Pin                              | 756 |
| 23.2.5 | LPRxD — LIN Receive Pin                               | 756 |
| 23.3   | Memory Map and Register Definition                    | 757 |
| 23.3.1 | Module Memory Map                                     | 757 |
| 23.3.2 | Register Descriptions                                 | 758 |
| 23.4   | Functional Description                                | 765 |
| 23.4.1 | General   | 765 |
| 23.4.2 | Slew Rate and LIN Mode Selection                      | 765 |
| 23.4.3 | Modes   | 766 |
| 23.4.4 | Interrupts  | 769 |
| 23.5   | Application Information                               | 772 |
| 23.5.1 | Module Initialization                                 | 772 |
| 23.5.2 | Interrupt handling in Interrupt Service Routine (ISR) | 772 |

## Appendix A MCU Electrical Specifications

|        |   |     |
|--------|---|-----|
| A.1    | General                                       | 775 |
| A.1.1  | Parameter Classification                      | 775 |
| A.1.2  | Pins  | 776 |
| A.1.3  | Current Injection                             | 777 |
| A.1.4  | Absolute Maximum Ratings                      | 778 |
| A.1.5  | ESD Protection and Latch-up Immunity          | 778 |
| A.1.6  | Operating Conditions                          | 779 |
| A.1.7  | Power Dissipation and Thermal Characteristics | 780 |
| A.1.8  | I/O Characteristics                           | 783 |
| A.1.9  | Supply Currents                               | 785 |
| A.1.10 | ADC Conversion Result Reference               | 787 |

## Appendix B ADC Electricals

|     |                               |     |
|-----|-------------------------------|-----|
| B.1 | ADC Operating Characteristics | 789 |
|-----|-------------------------------|-----|

|       |                              |     |
|-------|------------------------------|-----|
| B.1.1 | Factors Influencing Accuracy | 789 |
| B.1.2 | ADC Accuracy                 | 791 |

### Appendix C PLL Electrical Specifications

|       |                           |     |
|-------|---------------------------|-----|
| C.1   | Reset, Oscillator and PLL | 795 |
| C.1.1 | Phase Locked Loop         | 795 |

### Appendix D IRC Electrical Specifications

### Appendix E LCD Electrical Specifications

|     |            |     |
|-----|------------|-----|
| E.1 | LCD Driver | 799 |
|-----|------------|-----|

### Appendix F MSCAN Electrical Specifications

|     |                                  |     |
|-----|----------------------------------|-----|
| F.1 | MSCAN Electrical Characteristics | 801 |
|-----|----------------------------------|-----|

### Appendix G NVM Electrical Parameters

|     |                            |     |
|-----|----------------------------|-----|
| G.1 | NVM Timing Parameters      | 803 |
| G.2 | NVM Reliability Parameters | 804 |

### Appendix H BATS Electrical Specifications

|     |                                    |     |
|-----|------------------------------------|-----|
| H.1 | Maximum Ratings                    | 807 |
| H.2 | Static Electrical Characteristics  | 808 |
| H.3 | Dynamic Electrical Characteristics | 809 |

### Appendix I VREG Electrical Specifications

### Appendix J Electrical Characteristics for the Oscillator (OSCLCPcr)

|     |                                   |     |
|-----|-----------------------------------|-----|
| J.1 | OSCLCP Electrical characteristics | 813 |
|-----|-----------------------------------|-----|

### Appendix K OSC32K Electrical Specifications

|     |                              |     |
|-----|------------------------------|-----|
| K.1 | DC Electrical Specifications | 815 |
| K.2 | Frequency Specifications     | 815 |



## Appendix L SPI Electrical Specifications

|     |                   |     |
|-----|-------------------|-----|
| L.1 | Master Mode ..... | 817 |
| L.2 | Slave Mode .....  | 819 |

## Appendix M LIN/HV PHY Electrical Specifications

|     |  |     |
|-----|--|-----|
| M.1 | Maximum Ratings .....                    | 823 |
| M.2 | Static Electrical Characteristics .....  | 823 |
| M.3 | Dynamic Electrical Characteristics ..... | 824 |

## Appendix N Ordering Information

## Appendix O Package Information

|     |                |     |
|-----|----------------|-----|
| O.1 | 144 LQFP ..... | 830 |
| O.2 | 100 LQFP ..... | 833 |

## Appendix P Detailed Register Address Map

|     |                             |     |
|-----|-----------------------------|-----|
| P.1 | Detailed Register Map ..... | 837 |
|-----|-----------------------------|-----|

|                   |  |            |
|-------------------|--|------------|
| <b>Chapter 1</b>  | <b>Device Overview MC9S12ZVHY/MC9S12ZVHL Families. . . . .</b>     | <b>23</b>  |
| <b>Chapter 2</b>  | <b>Port Integration Module (S12ZVHYPIMV1). . . . .</b>             | <b>71</b>  |
| <b>Chapter 3</b>  | <b>Memory Mapping Control (S12ZMMCV1). . . . .</b>                 | <b>115</b> |
| <b>Chapter 4</b>  | <b>Interrupt (S12ZINTV0) . . . . .</b>                             | <b>127</b> |
| <b>Chapter 5</b>  | <b>Background Debug Controller (S12ZBDCV2) . . . . .</b>           | <b>141</b> |
| <b>Chapter 6</b>  | <b>S12Z Debug (S12ZDBGV2) Module. . . . .</b>                      | <b>179</b> |
| <b>Chapter 7</b>  | <b>S12 Clock, Reset and Power Management Unit . . . . .</b>        | <b>229</b> |
| <b>Chapter 8</b>  | <b>Timer Module (TIM16B8CV3) Block Description . . . . .</b>       | <b>295</b> |
| <b>Chapter 9</b>  | <b>Pulse-Width Modulator (S12PWM8B8CV2) . . . . .</b>              | <b>323</b> |
| <b>Chapter 10</b> | <b>Analog-to-Digital Converter (ADC12B_LBA_V1) . . . . .</b>       | <b>353</b> |
| <b>Chapter 11</b> | <b>Scalable Controller Area Network (S12MSCANV3). . . . .</b>      | <b>421</b> |
| <b>Chapter 12</b> | <b>Serial Communication Interface (S12SCIV6) . . . . .</b>         | <b>475</b> |
| <b>Chapter 13</b> | <b>Serial Peripheral Interface (S12SPIV5). . . . .</b>             | <b>515</b> |
| <b>Chapter 14</b> | <b>Inter-Integrated Circuit (IICV3) Block Description. . . . .</b> | <b>541</b> |
| <b>Chapter 15</b> | <b>Liquid Crystal Display (LCD40F4BV3) Block Description . .</b>   | <b>569</b> |
| <b>Chapter 16</b> | <b>Motor Controller (MC10B8CV1). . . . .</b>                       | <b>593</b> |
| <b>Chapter 17</b> | <b>Stepper Stall Detector (SSDV2) Block Description . . . . .</b>  | <b>621</b> |
| <b>Chapter 18</b> | <b>Real-Time Counter With Calendar (RTCV2). . . . .</b>            | <b>639</b> |
| <b>Chapter 19</b> | <b>Simple Sound Generator (SSGV1) . . . . .</b>                    | <b>655</b> |
| <b>Chapter 20</b> | <b>ECC Generation module (SRAM_ECCV1) . . . . .</b>                | <b>675</b> |
| <b>Chapter 21</b> | <b>64 KB Flash Module (S12ZFTMRZ64K2KV2) . . . . .</b>             | <b>687</b> |
| <b>Chapter 22</b> | <b>Supply Voltage Sensor - (BATSV2). . . . .</b>                   | <b>741</b> |
| <b>Chapter 23</b> | <b>LIN Physical Layer (S12LINPHYV2) . . . . .</b>                  | <b>753</b> |
| <b>Appendix A</b> | <b>MCU Electrical Specifications. . . . .</b>                      | <b>775</b> |
| <b>Appendix B</b> | <b>ADC Electricals. . . . .</b>                                    | <b>789</b> |
| <b>Appendix C</b> | <b>PLL Electrical Specifications . . . . .</b>                     | <b>795</b> |
| <b>Appendix D</b> | <b>IRC Electrical Specifications . . . . .</b>                     | <b>797</b> |
| <b>Appendix E</b> | <b>LCD Electrical Specifications . . . . .</b>                     | <b>799</b> |

|                   |   |            |
|-------------------|---|------------|
| <b>Appendix F</b> | <b>MSCAN Electrical Specifications</b>                          | <b>801</b> |
| <b>Appendix G</b> | <b>NVM Electrical Parameters</b>                                | <b>803</b> |
| <b>Appendix H</b> | <b>BATS Electrical Specifications</b>                           | <b>807</b> |
| <b>Appendix I</b> | <b>VREG Electrical Specifications</b>                           | <b>811</b> |
| <b>Appendix J</b> | <b>Electrical Characteristics for the Oscillator (OSCLCPcr)</b> | <b>813</b> |
| <b>Appendix K</b> | <b>OSC32K Electrical Specifications</b>                         | <b>815</b> |
| <b>Appendix L</b> | <b>SPI Electrical Specifications</b>                            | <b>817</b> |
| <b>Appendix M</b> | <b>LIN/HV PHY Electrical Specifications</b>                     | <b>823</b> |
| <b>Appendix N</b> | <b>Ordering Information</b>                                     | <b>827</b> |
| <b>Appendix O</b> | <b>Package Information</b>                                      | <b>829</b> |
| <b>Appendix P</b> | <b>Detailed Register Address Map</b>                            | <b>837</b> |

**PAGE INTENTIONALLY LEFT BLANK**

**PAGE INTENTIONALLY LEFT BLANK**



# Chapter 1

## Device Overview MC9S12ZVHY/MC9S12ZVHL Families

Table 1-1. Revision History

| Version Number | Revision Date | Description of Changes  |
|----------------|---------------|---|
| 0.05           | Sep 2012      | <ul style="list-style-type: none"> <li>• Update ADC conversion reference IFR location</li> <li>• Correct 100LQFP pinout signals typos</li> <li>• Fix base on review feedback</li> <li>• Add FTMRZ related connection</li> </ul> |
| 0.06           | Nov 2012      | <ul style="list-style-type: none"> <li>• Update for 1N39G</li> </ul>  |
| 0.07           | July 2013     | <ul style="list-style-type: none"> <li>• Add 32K device</li> </ul>  |
| 0.08           | Jan 2014      | <ul style="list-style-type: none"> <li>• Add ZVHL part</li> </ul>   |
| 0.09           | Jun 2015      | <ul style="list-style-type: none"> <li>• Added reference to safety constrained applications</li> <li>• Corrected ADC reference result to right justified</li> </ul>   |

### 1.1 Introduction

The MC9S12ZVHY/MC9S12ZVHL Families are optimized automotive 16-bit microcontroller product families, focused on low-cost, high-performance and application component count reduction. They integrate many components of the MagniV mixed signal microcontroller S12ZVH-family, including a 5V regulator system to supply the microcontroller and other components. The MC9S12ZVHY is targeted at automotive and motorcycle instrument cluster applications requiring stepper motor gauges and segment LCD displays. Please contact Freescale local representatives for advice on extremely safety constrained applications. The MC9S12ZVHL is targeted at automotive and motorcycle instrument cluster applications requiring stepper motor gauges, segment LCD displays and LIN communications.

The devices features a 4x40 liquid crystal display (LCD) controller/driver and a pulse width modulated motor controller (MC) consisting of up to 16 high current outputs. The devices are capable of stepper motor stall detection (SSD) via hardware or software, please contact Freescale sales office for detailed information on software SSD.

The MC9S12ZVHY/MC9S12ZVHL Families deliver an optimized solution with the integration of several key system components into a single device, optimizing system architecture and achieving significant PCB space savings. These families deliver all the advantages and efficiencies of a 16-bit MCU while retaining the low cost, power consumption, EMC, and code-size efficiency advantages currently enjoyed by users of Freescale's existing S12(X) MCU families. The MC9S12ZVHY/MC9S12ZVHL Families also feature the revolutionary S12Z CPU with code size and execution efficiencies even higher than our class leading S12X CPU. They also provides a linear memory map for all members of the family, eliminating the inconvenience and performance impact of page swapping. In addition to the I/O ports available in each module, further I/O ports are available with interrupt capability allowing wake-up from stop or wait modes.

## 1.2 Features

This section describes the key features of the MC9S12ZVHY/MC9S12ZVHL Families.

### 1.2.1 MC9S12ZVHY/MC9S12ZVHL Families Member Comparison

Table 1-2 provides a summary of feature set differences within the MC9S12ZVHY/MC9S12ZVHL Families. LINPHY function is only available on MC9S12ZVHL family.

Table 1-2. Derivative Comparison

| Feature                            | MC9S12ZVHY64/ZVHL64                              |                           | MC9S12ZVHY32/ZVHL32                              |                           |
|------------------------------------|--|---------------------------|--|---------------------------|
|                                    | 100 pins (LQFP)                                  | 144 pins (LQFP)           | 100 pins (LQFP)                                  | 144 pins (LQFP)           |
| CPU                                | HCS12Z   |                           | HCS12Z   |                           |
| Flash memory (ECC)                 | 64 KB  |                           | 32 KB  |                           |
| EEPROM (ECC)                       | 2 KB   |                           | 2KB  |                           |
| RAM (ECC)                          | 4 KB   |                           | 2 KB   |                           |
| Stepper Motor Drive (with HW SSD)  | 2  |                           | 2  |                           |
| Segment LCD                        | 4 x 32   | 4 x 40                    | 4 x 32   | 4 x 40                    |
| Simple Sound Generator (SSG)       | Yes  |                           | Yes  |                           |
| SCI                                | 2  |                           | 2  |                           |
| LIN Physical Layer                 | Only available on ZVHL                           |                           | Only available on ZVHL                           |                           |
| SPI                                | 1  |                           | 1  |                           |
| IIC                                | 1  |                           | 1  |                           |
| CAN (digital communication module) | 1  |                           | 1  |                           |
| Timer                              | Two 8ch x 16-bit (not all IOC available on pins) | Two 8ch x 16-bit          | Two 8ch x 16-bit (not all IOC available on pins) | Two 8ch x 16-bit          |
| PWM                                | 8 ch (8-bit) / 4ch (16-bit)                      |                           | 8 ch (8-bit) / 4ch (16-bit)                      |                           |
| RTC                                | Yes  |                           | Yes  |                           |
| ADC Resolution                     | 10-bit resolution                                |                           | 10-bit resolution                                |                           |
| ADC Inputs                         | 4 pins + internal signals                        | 8 pins + internal signals | 4 pins + internal signals                        | 8 pins + internal signals |
| Frequency modulated PLL            | Yes  |                           | Yes  |                           |

| Feature                                   | MC9S12ZVHY64/ZVHL64  |           | MC9S12ZVHY32/ZVHL32  |           |
|---|--|-----------|--|-----------|
| Internal 1 MHz RC oscillator              | Yes  |           | Yes  |           |
| Autonomous window watchdog                | 1 (with independent clock source)                                  |           | 1 (with independent clock source)                                  |           |
| Key Wakeup I/Os                           | 19   | 24        | 19   | 24        |
| General purpose I/Os (5 V) <sup>(1)</sup> | up to 73 for ZVHY<br>up to 78 for ZVHL                             | up to 100 | up to 73 for ZVHY<br>up to 78 for ZVHL                             | up to 100 |
| Direct Battery Voltage sense pin          | Yes  |           | Yes  |           |
| Vsup sense                                | Yes  |           | Yes  |           |
| Chip temperature sensor                   | 1 General sensor   |           | 1 General sensor   |           |
| VSUP Supply voltage                       | 5.5 V – 18 V (normal operation)<br>up to 40V (protected operation) |           | 5.5 V – 18 V (normal operation)<br>up to 40V (protected operation) |           |
| VDDX Output current                       | Determined by power dissipation of external ballast                |           | Determined by power dissipation of external ballast                |           |
| Maximum Bus Frequency                     | 32 MHz   |           | 32 MHz   |           |

1. Maximum I/O count based on multiplexing with peripherals.

### 1.3 Maskset 0N39G and 1N39G device compare

0N39G and 1N39G device module versions differ as shown in [Table 1-3](#).

**NOTE User should take care when switching from 0N39G to 1N39G device**

Table 1-3. Device Difference for 0N39G and 1N39G

|     | 0N39G                           | 1N39G                        |
|-----|---------------------------------|------------------------------|
| SCI | V5                              | V6                           |
| BDC | V1                              | V2                           |
| MCU | no ADC reference voltage to IFR | ADC reference voltage to IFR |

### 1.4 Chip-Level Features

On-chip modules available within the family include the following features:

- S12Z CPU core
- Up to 64 KB on-chip flash with ECC
- 2 KB EEPROM with ECC
- Up to 4 KB on-chip SRAM with ECC
- Phase locked loop (IPLL) frequency multiplier with internal filter