



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MC9S12ZVMB-Family Reference Manual

***S12 MagniV
Microcontrollers***

Rev. 1.3
07 MAR 2017
MC9S12ZVMBRM

nxp.com



The MC9S12ZVMB-Family is targeted for safety relevant systems and has been developed using an ISO26262 compliant development system under the NXP Safe Assure program. For details of device usage in safety relevant systems refer to the MC9S12ZVMB Safety Manual.

The document revision on the Internet is the most current. To verify this is the latest revision, refer to: nxp.com

This document contains information for all modules except the CPU. For CPU information please refer to the CPU S12Z Reference Manual. The following revision history table summarizes changes to this document. The individual module sections contain revision history tables with more detailed information..

Table 0-1. Revision History

Date	Revision	Description
26 Nov 2015	1.1	Updated family member comparison table Corrected Figure 1-10 Updated ordering information in Appendix K
24 Mar 2016	1.2	Added Grade0 row to device summary Table 1-2 Corrected number of external ADC channels Section 1.4.11 Specified unused VSUPHS must be connected to VSUP or VDDX Section 1.7.3.6 Adjusted VREG temperature sensor electrical parameter values Table B-1 Changed ADC maximum frequency from 8.34MHz to 8MHz Table C-1 Adjusted HVI input resistance in PIM chapter Figure 2-42 Corrected pin name from VRH0 to VRH_0 Figure 1-4 Minor formatting and error corrections (see PIM, GDU, SRAM_ECC revision histories) Corrected write access limitations for GDU registers Added bootstrap switch diode to GDU Figure 18-17 Added GDU current sense unity bandwidth and input resistance to Table E-1 Changed RESET pin input pulse passed parameter minimum value Table A-11 Added bootstrap diode resistance parameter Table E-1
16 Sep 2016	1.3 DRAFT A	Added to applications list in device overview Added temperature sensor application information Section 1.13.1 Renamed CPMU alternate temperature sensor to DVBE temperature sensor Enhanced power dissipation info Table A-7 , Figure A-2 Updated PT2 leakage values Table A-10 Updated current consumption values Table A-16 , Table A-17 Updated DVBE temperature sensor values Table B-1 Updated VBG temperature dependence value, Table B-1 Added desaturation thresholds to GDU electrical specification Table E-1 Updated VLS current limit threshold Table E-1 Added parameter GHD division ratio through phase mux. Table E-1
07 Mar 2017	1.3	Clarified VDDX range for test and characterization Table A-10 , Table C-1 Updated ISUPS values at 105°C Table A-17 Updated V_{DVBE} parameter value Table B-1 Updated temperature sensor application information Section 1.13.1 Updated GDU t_{delon} , t_{deloff} parameter values Table E-1 Added R_{bsdson} and I_{VBS} parameter values Table E-1 Updated gate drive footnote Table E-1 Updated current injection considerations C.1.1.4/C-692 , Table A-12

Chapter 1

Device Overview MC9S12ZVMB-Family

1.1	Introduction	17
1.2	Features	18
1.2.1	MC9S12ZVMB-Family member comparison	18
1.2.2	ADC module versions	19
1.2.3	S12ZVMBA versions	19
1.3	Chip-Level features	19
1.4	Module features	20
1.4.1	S12Z central processor unit (CPU)	20
1.4.2	Embedded memory	21
1.4.3	Clocks, reset & power management unit (CPMU)	22
1.4.4	External oscillator (XOSCLCP)	23
1.4.5	4 channel timer (TIM)	23
1.4.6	Pulse width modulator with fault protection (PMF)	23
1.4.7	Programmable trigger unit (PTU)	23
1.4.8	LIN physical layer transceiver	23
1.4.9	Serial communication interface module (SCI)	24
1.4.10	Serial peripheral interface module (SPI)	24
1.4.11	Analog-to-digital converter module (ADC)	24
1.4.12	Supply voltage sensor (BATS)	25
1.4.13	On-chip voltage regulator system (VREG)	25
1.4.14	Gate drive unit (GDU)	25
1.4.15	High side driver	26
1.5	Block diagram	27
1.6	Device memory map	28
1.6.1	Part ID assignments	31
1.7	Signal description and device pinouts	31
1.7.1	Pin assignment overview	31
1.7.2	Detailed external signal descriptions	31
1.7.3	Power supply pins	37
1.7.4	Package and pinouts	39
1.7.5	Pin and signal mapping overview	41
1.8	Internal signal mapping	44
1.8.1	ADC connectivity	44
1.8.2	GDU timer connectivity	45
1.8.3	PTU connectivity	45
1.8.4	PMF connectivity	45
1.8.5	Motor control loop interface connectivity overview	45
1.8.6	BDC clock source connectivity	46
1.8.7	LINPHY connectivity	47
1.8.8	FTMRZ connectivity	47
1.8.9	CPMU connectivity	47
1.9	Modes of operation	47
1.9.1	Chip configuration modes	47

1.9.2	Debugging modes	48
1.9.3	Low power modes	48
1.10	Security	49
1.10.1	Features	49
1.10.2	Securing the microcontroller	49
1.10.3	Operation of the secured microcontroller	50
1.10.4	Unsecuring the microcontroller	50
1.10.5	Reprogramming the security bits	51
1.10.6	Complete memory erase	51
1.11	Resets and interrupts	51
1.11.1	Resets	51
1.11.2	Interrupt vectors	52
1.11.3	Effects of reset	55
1.12	Module device level dependencies	55
1.12.1	CPMU COP and GDU GSUF configuration	55
1.12.2	Flash IFR mapping	56
1.12.3	BDC command restriction	56
1.13	Application information	57
1.13.1	Temperature sensor	57
1.13.2	SCI baud rate detection	60
1.13.3	BDCM complementary mode operation	60
1.13.4	Power domain considerations	63

Chapter 2

Port Integration Module (S12ZVMBPIMV3)

2.1	Introduction	68
2.1.1	Overview	68
2.1.2	Features	70
2.2	External Signal Description	71
2.2.1	Internal Routing Options	76
2.3	Memory Map and Register Definition	76
2.3.1	Register Map	77
2.3.2	PIM Registers 0x0200-0x020F	82
2.3.3	PIM Generic Registers	91
2.3.4	PIM Generic Register Exceptions	97
2.4	Functional Description	106
2.4.1	General	106
2.4.2	Registers	106
2.4.3	Pin I/O Control	107
2.4.4	Pull Devices	108
2.4.5	Interrupts	108
2.4.6	High-Voltage Input	110
2.5	Initialization and Application Information	112
2.5.1	Port Data and Data Direction Register writes	112
2.5.2	SCI Baud Rate Detection	112

2.5.3	Over-Current Protection on PP0 (EVDD)	113
2.5.4	Over-Current Protection on PT2	113
2.5.5	Open Input Detection on PL[2:0] (HVI)	113

Chapter 3 Memory Mapping Control (S12ZMMCV1)

3.1	Introduction	117
3.1.1	Glossary	118
3.1.2	Overview	118
3.1.3	Features	118
3.1.4	Modes of Operation	118
3.1.5	Block Diagram	119
3.2	External Signal Description	119
3.3	Memory Map and Register Definition	119
3.3.1	Memory Map	119
3.3.2	Register Descriptions	120
3.4	Functional Description	125
3.4.1	Global Memory Map	125
3.4.2	Illegal Accesses	127
3.4.3	Uncorrectable ECC Faults	128

Chapter 4 Interrupt (S12ZINTV0)

4.1	Introduction	129
4.1.1	Glossary	130
4.1.2	Features	130
4.1.3	Modes of Operation	131
4.1.4	Block Diagram	131
4.2	External Signal Description	132
4.3	Memory Map and Register Definition	132
4.3.1	Module Memory Map	132
4.3.2	Register Descriptions	133
4.4	Functional Description	137
4.4.1	S12Z Exception Requests	138
4.4.2	Interrupt Prioritization	138
4.4.3	Priority Decoder	139
4.4.4	Reset Exception Requests	139
4.4.5	Exception Priority	139
4.4.6	Interrupt Vector Table Layout	140
4.5	Initialization/Application Information	140
4.5.1	Initialization	140
4.5.2	Interrupt Nesting	140
4.5.3	Wake Up from Stop or Wait Mode	141

Chapter 5

Background Debug Controller (S12ZBDCV2)

5.1	Introduction	143
5.1.1	Glossary	144
5.1.2	Features	144
5.1.3	Modes of Operation	144
5.1.4	Block Diagram	147
5.2	External Signal Description	147
5.3	Memory Map and Register Definition	148
5.3.1	Module Memory Map	148
5.3.2	Register Descriptions	148
5.4	Functional Description	152
5.4.1	Security	152
5.4.2	Enabling BDC And Entering Active BDM	152
5.4.3	Clock Source	153
5.4.4	BDC Commands	153
5.4.5	BDC Access Of Internal Resources	170
5.4.6	BDC Serial Interface	173
5.4.7	Serial Interface Hardware Handshake (ACK Pulse) Protocol	176
5.4.8	Hardware Handshake Abort Procedure	178
5.4.9	Hardware Handshake Disabled (ACK Pulse Disabled)	179
5.4.10	Single Stepping	180
5.4.11	Serial Communication Timeout	181
5.5	Application Information	181
5.5.1	Clock Frequency Considerations	181

Chapter 6

S12Z DebugLite (S12ZDBGV3) Module

6.1	Introduction	183
6.1.1	Glossary	184
6.1.2	Overview	184
6.1.3	Features	184
6.1.4	Modes of Operation	185
6.1.5	Block Diagram	185
6.2	External Signal Description	185
6.2.1	External Event Input	185
6.3	Memory Map and Registers	186
6.3.1	Module Memory Map	186
6.3.2	Register Descriptions	188
6.4	Functional Description	200
6.4.1	DBG Operation	200
6.4.2	Comparator Modes	201
6.4.3	Events	204
6.4.4	State Sequence Control	206

6.4.5	Breakpoints	206
6.5	Application Information	207
6.5.1	Avoiding Unintended Breakpoint Re-triggering	207
6.5.2	Breakpoints from other S12Z sources	208

Chapter 7 ECC Generation Module (SRAM_ECCV3)

7.1	Introduction	209
7.1.1	Features	209
7.2	Memory Map and Register Definition	210
7.2.1	Register Summary	210
7.2.2	Register Descriptions	212
7.3	Functional Description	216
7.3.1	Aligned Memory Write Access	217
7.3.2	Non-aligned Memory Write Access	217
7.3.3	Memory Read Access	218
7.3.4	Memory Initialization	218
7.3.5	Interrupt Handling	218
7.3.6	ECC Algorithm	219
7.3.7	ECC Debug Behavior	219

Chapter 8 S12 Clock, Reset and Power Management Unit (S12CPMU_UHV_V11)

8.1	Introduction	221
8.1.1	Features	222
8.1.2	Modes of Operation	224
8.1.3	S12CPMU_UHV_V11 Block Diagram	227
8.2	Signal Description	229
8.2.1	RESET	229
8.2.2	EXTAL and XTAL	229
8.2.3	VSUP — Regulator Power Input Pin	229
8.2.4	VDDA, VSSA — Regulator Reference Supply Pins	229
8.2.5	VDDX, VSSX — Pad Supply Pins	229
8.2.6	BCTL — Base Control Pin for external PNP	230
8.2.7	VSS — Core Logic Ground Pin	230
8.2.8	VDD — Internal Regulator Output Supply (Core Logic)	230
8.2.9	VDDF — Internal Regulator Output Supply (NVM Logic)	230
8.2.10	API_EXTCLK — API external clock output pin	230
8.2.11	TEMPSENSE — Internal Temperature Sensor Output Voltage	230
8.2.12	DVBE TEMPSNSE — DVBE Internal Temperature Sensor Output Voltage	230
8.3	Memory Map and Registers	231
8.3.1	Module Memory Map	231
8.3.2	Register Descriptions	233
8.4	Functional Description	273

8.4.1	Phase Locked Loop with Internal Filter (PLL)	273
8.4.2	Startup from Reset	275
8.4.3	Stop Mode using PLLCLK as source of the Bus Clock	276
8.4.4	Full Stop Mode using Oscillator Clock as source of the Bus Clock	276
8.4.5	External Oscillator	278
8.4.6	System Clock Configurations	279
8.5	Resets	280
8.5.1	General	280
8.5.2	Description of Reset Operation	281
8.5.3	Oscillator Clock Monitor Reset	281
8.5.4	PLL Clock Monitor Reset	282
8.5.5	Computer Operating Properly Watchdog (COP) Reset	282
8.5.6	Power-On Reset (POR)	283
8.5.7	Low-Voltage Reset (LVR)	283
8.6	Interrupts	284
8.6.1	Description of Interrupt Operation	284
8.7	Initialization/Application Information	286
8.7.1	General Initialization Information	286
8.7.2	Application information for COP and API usage	286
8.7.3	Application Information for PLL and Oscillator Startup	286

Chapter 9

Analog-to-Digital Converter

9.1	Differences ADC12B_LBA V1 vs V2 vs V3	289
9.2	Introduction	290
9.3	Key Features	291
9.3.1	Modes of Operation	292
9.3.2	Block Diagram	295
9.4	Signal Description	296
9.4.1	Detailed Signal Descriptions	296
9.5	Memory Map and Register Definition	297
9.5.1	Module Memory Map	297
9.5.2	Register Descriptions	300
9.6	Functional Description	334
9.6.1	Overview	334
9.6.2	Analog Sub-Block	334
9.6.3	Digital Sub-Block	335
9.7	Resets	348
9.8	Interrupts	348
9.8.1	ADC Conversion Interrupt	348
9.8.2	ADC Sequence Abort Done Interrupt	348
9.8.3	ADC Error and Conversion Flow Control Issue Interrupt	349
9.9	Use Cases and Application Information	350
9.9.1	List Usage — CSL single buffer mode and RVL single buffer mode	350

9.9.2	List Usage — CSL single buffer mode and RVL double buffer mode	350
9.9.3	List Usage — CSL double buffer mode and RVL double buffer mode	351
9.9.4	List Usage — CSL double buffer mode and RVL single buffer mode	351
9.9.5	List Usage — CSL double buffer mode and RVL double buffer mode	352
9.9.6	RVL swapping in RVL double buffer mode and related registers ADCIMDRI and ADCEOLRI	352
9.9.7	Conversion flow control application information	354
9.9.8	Continuous Conversion	356
9.9.9	Triggered Conversion — Single CSL	357
9.9.10	Fully Timing Controlled Conversion	358

Chapter 10 Supply Voltage Sensor - (BATSV3)

10.1	Introduction	359
10.1.1	Features	359
10.1.2	Modes of Operation	359
10.1.3	Block Diagram	360
10.2	External Signal Description	360
10.2.1	VSUP — Voltage Supply Pin	360
10.3	Memory Map and Register Definition	361
10.3.1	Register Summary	361
10.3.2	Register Descriptions	361
10.4	Functional Description	365
10.4.1	General	365
10.4.2	Interrupts	365

Chapter 11 Timer Module (TIM16B4CV3) Block Description

11.1	Introduction	369
11.1.1	Features	369
11.1.2	Modes of Operation	369
11.1.3	Block Diagrams	370
11.2	External Signal Description	371
11.2.1	IOC3 - IOC0 — Input Capture and Output Compare Channel 3-0	371
11.3	Memory Map and Register Definition	371
11.3.1	Module Memory Map	371
11.3.2	Register Descriptions	371
11.4	Functional Description	383
11.4.1	Prescaler	384
11.4.2	Input Capture	385
11.4.3	Output Compare	385
11.5	Resets	386
11.6	Interrupts	386
11.6.1	Channel [3:0] Interrupt (C[3:0]F)	386

11.6.2	Timer Overflow Interrupt (TOF)	386
--------	--------------------------------	-----

Chapter 12

Pulse Width Modulator with Fault Protection (PMF15B6CV4)

12.1	Introduction	388
12.1.1	Features	389
12.1.2	Modes of Operation	389
12.1.3	Block Diagram	390
12.2	Signal Descriptions	391
12.2.1	PWM0–PWM5 Pins	391
12.2.2	FAULT0–FAULT5 Pins	391
12.2.3	IS0–IS2 Pins	391
12.2.4	Global Load OK Signal — glb_ldok	391
12.2.5	Commutation Event Signal — async_event	391
12.2.6	Commutation Event Edge Select Signal — async_event_edge_sel[1:0]	392
12.2.7	PWM Reload Event Signals — pmf_reloada,b,c	392
12.2.8	PWM Reload-Is-Asynchronous Signal — pmf_reload_is_async	392
12.3	Memory Map and Registers	393
12.3.1	Module Memory Map	393
12.3.2	Register Descriptions	398
12.4	Functional Description	426
12.4.1	Block Diagram	426
12.4.2	Prescaler	427
12.4.3	PWM Generator	427
12.4.4	Independent or Complementary Channel Operation	431
12.4.5	Deadtime Generators	432
12.4.6	Top/Bottom Correction	434
12.4.7	Asymmetric PWM Output	440
12.4.8	Variable Edge Placement PWM Output	441
12.4.9	Double Switching PWM Output	442
12.4.10	Output Polarity	444
12.4.11	Software Output Control	444
12.4.12	PWM Generator Loading	447
12.4.13	Fault Protection	452
12.5	Resets	454
12.6	Clocks	454
12.7	Interrupts	455
12.8	Initialization and Application Information	455
12.8.1	Initialization	455
12.8.2	BLDC 6-Step Commutation	456

Chapter 13

Programmable Trigger Unit (PTUV3)

13.1	Introduction	459
------	--------------	-----

13.1.1	Features	459
13.1.2	Modes of Operation	459
13.1.3	Block Diagram	460
13.2	External Signal Description	460
13.2.1	PTUT0 — PTU Trigger 0	460
13.2.2	PTURE — PTUE Reload Event	461
13.3	Memory Map and Register Definition	461
13.3.1	Register Summary	461
13.3.2	Register Descriptions	462
13.4	Functional Description	473
13.4.1	General	473
13.4.2	Memory based trigger event list	474
13.4.3	Reload mechanism	475
13.4.4	Async reload event	476
13.4.5	Interrupts and error handling	476
13.4.6	Debugging	478

Chapter 14

Serial Communication Interface (S12SCIV6)

14.1	Introduction	479
14.1.1	Glossary	479
14.1.2	Features	480
14.1.3	Modes of Operation	481
14.1.4	Block Diagram	481
14.2	External Signal Description	481
14.2.1	TXD — Transmit Pin	482
14.2.2	RXD — Receive Pin	482
14.3	Memory Map and Register Definition	482
14.3.1	Module Memory Map and Register Definition	482
14.3.2	Register Descriptions	482
14.4	Functional Description	493
14.4.1	Infrared Interface Submodule	494
14.4.2	LIN Support	495
14.4.3	Data Format	495
14.4.4	Baud Rate Generation	496
14.4.5	Transmitter	498
14.4.6	Receiver	503
14.4.7	Single-Wire Operation	511
14.4.8	Loop Operation	512
14.5	Initialization/Application Information	512
14.5.1	Reset Initialization	512
14.5.2	Modes of Operation	513
14.5.3	Interrupt Operation	513
14.5.4	Recovery from Wait Mode	515
14.5.5	Recovery from Stop Mode	515

Chapter 15

Serial Peripheral Interface (S12SPIV5)

15.1	Introduction	517
15.1.1	Glossary of Terms	517
15.1.2	Features	517
15.1.3	Modes of Operation	517
15.1.4	Block Diagram	518
15.2	External Signal Description	519
15.2.1	MOSI — Master Out/Slave In Pin	519
15.2.2	MISO — Master In/Slave Out Pin	520
15.2.3	\overline{SS} — Slave Select Pin	520
15.2.4	SCK — Serial Clock Pin	520
15.3	Memory Map and Register Definition	520
15.3.1	Module Memory Map	520
15.3.2	Register Descriptions	521
15.4	Functional Description	529
15.4.1	Master Mode	530
15.4.2	Slave Mode	531
15.4.3	Transmission Formats	532
15.4.4	SPI Baud Rate Generation	537
15.4.5	Special Features	538
15.4.6	Error Conditions	539
15.4.7	Low Power Mode Options	540

Chapter 16

High-Side Driver Module - HSDRV2C (HSDRV2CV3)

16.1	Introduction	543
16.1.1	Features	543
16.1.2	Modes of Operation	544
16.1.3	Block Diagram	544
16.2	External Signal Description	545
16.2.1	HS[0], HS[1] — High Side Driver Pins	545
16.2.2	VSUPHS — High Side Driver Power Pin	545
16.3	Memory Map and Register Definition	545
16.3.1	Module Memory Map	546
16.3.2	Register Definition	547
16.3.3	Port HS Data Register (HSDR)	547
16.3.4	HSDRV2C Configuration Register (HSCR)	547
16.3.5	HSDRV2C Slew Rate Control Register (HSSLR)	549
16.3.6	Reserved Register	550
16.3.7	HSDRV2C Status Register (HSSR)	551
16.3.8	HSDRV2C Interrupt Enable Register (HSIE)	551
16.3.9	HSDRV2C Interrupt Flag Register (HSIF)	552
16.4	Functional Description	552

16.4.1	General	552
16.4.2	Open Load Detection	552
16.4.3	Over-Current Shutdown	553
16.4.4	Interrupts	553

Chapter 17

LIN Physical Layer (S12LINPHYV2)

17.1	Introduction	555
17.1.1	Features	555
17.1.2	Modes of Operation	556
17.1.3	Block Diagram	557
17.2	External Signal Description	557
17.2.1	LIN — LIN Bus Pin	558
17.2.2	LGND — LIN Ground Pin	558
17.2.3	VLINSUP — Positive Power Supply	558
17.2.4	LPTxD — LIN Transmit Pin	558
17.2.5	LPRxD — LIN Receive Pin	558
17.3	Memory Map and Register Definition	558
17.3.1	Module Memory Map	558
17.3.2	Register Descriptions	559
17.4	Functional Description	565
17.4.1	General	565
17.4.2	Slew Rate and LIN Mode Selection	565
17.4.3	Modes	566
17.4.4	Interrupts	569
17.5	Application Information	572
17.5.1	Module Initialization	572
17.5.2	Interrupt handling in Interrupt Service Routine (ISR)	572

Chapter 18

Gate Drive Unit (GDU2PHV2)

18.1	Introduction	575
18.1.1	Features	575
18.1.2	Modes of Operation	575
18.1.3	Block Diagram	577
18.2	External Signal Description	578
18.2.1	GHD — High-Side Drain Connection	578
18.2.2	VBS[1:0] — Bootstrap Capacitor Connection Pins	578
18.2.3	GHG[1:0] — High-Side Gate Pins	578
18.2.4	GHS[1:0] — High-Side Source Pins	578
18.2.5	VLS[1:0] — Voltage Supply for Low-Side Pre-Drivers	578
18.2.6	GLG[1:0] — Low-Side Gate Pins	578
18.3	Memory Map and Register Definition	579
18.3.1	Register Summary	580

18.3.2 Register Descriptions	581
18.4 Functional Description	595
18.4.1 General	595
18.4.2 Low-Side FET Pre-Drivers	595
18.4.3 High-Side FET Pre-Driver	596
18.4.4 Charge Pump	598
18.4.5 Desaturation Error	599
18.4.6 Phase Comparators	600
18.4.7 Fault Protection Features	601
18.4.8 Current Sense Amplifier and Overcurrent Comparator	605
18.4.9 GDU DC Link Voltage Monitor	605
18.4.10 Interrupts	606
18.5 Application Information	607
18.5.1 FET Pre-Driver Details	607
18.5.2 GDU Intrinsic Dead Time	608
18.5.3 On Chip GDU tdelon and tdeloff Measurement	610

Chapter 19

Flash Module (S12ZFTMRZ)

19.1 Introduction	613
19.1.1 Glossary	614
19.1.2 Features	614
19.1.3 Block Diagram	615
19.2 External Signal Description	617
19.3 Memory Map and Registers	618
19.3.1 Module Memory Map	618
19.3.2 Register Descriptions	622
19.4 Functional Description	642
19.4.1 Modes of Operation	642
19.4.2 IFR Version ID Word	642
19.4.3 Flash Block Read Access	642
19.4.4 Internal NVM resource	643
19.4.5 Flash Command Operations	644
19.4.6 Allowed Simultaneous P-Flash and EEPROM Operations	648
19.4.7 Flash Command Description	649
19.4.8 Interrupts	665
19.4.9 Wait Mode	666
19.4.10 Stop Mode	666
19.5 Security	666
19.5.1 Unsecuring the MCU using Backdoor Key Access	666
19.5.2 Unsecuring the MCU in Special Single Chip Mode using BDM	667
19.5.3 Mode and Security Effects on Flash Command Availability	667
19.6 Initialization	667

Appendix A MCU Electrical Specifications

A.1	General	669
A.2	I/O Pin Characteristics	679
A.3	Supply Currents	681

Appendix B CPMU Electrical Specifications (VREG, OSC, IRC, PLL)

B.1	VREG Electrical Specifications	685
B.2	Reset and Stop Timing Characteristics	686
B.3	IRC and OSC Electrical Specifications	686
B.4	Phase Locked Loop	687

Appendix C ADC Electrical Specifications

C.1	ADC Operating Characteristics	691
-----	-------------------------------	-----

Appendix D LINPHY Electrical Specifications

D.1	Maximum Ratings	697
D.2	Static Electrical Characteristics	697
D.3	Dynamic Electrical Characteristics	698

Appendix E GDU Electrical Specifications

E.1	Operating Characteristics	701
-----	---------------------------	-----

Appendix F HSDRV Electrical Specifications

F.1	Operating Characteristics	705
F.2	Static Characteristics	705
F.3	Dynamic Characteristics	707

Appendix G NVM Electrical Specifications

G.1	NVM Timing Parameters	709
G.2	NVM Reliability Parameters	710
G.3	NVM Factory Shipping Condition	711

Appendix H BATS Electrical Specifications

H.1	Static Electrical Characteristics	713
H.2	Dynamic Electrical Characteristics	714

Appendix I SPI Electrical Specifications

I.1	Master Mode	715
-----	-------------------	-----

Appendix J Package Information

J.1	64LQFP Package Mechanical Information	719
J.2	48LQFP Package Mechanical Information	722

Appendix K Ordering Information

Appendix L Detailed Register Address Map

L.1	0x0000–0x0003 Part ID	725
L.2	0x0010–0x001F S12ZINT	725
L.3	0x0070–0x00FF S12ZMMC	727
L.4	0x0100–0x017F S12ZDBG	727
L.5	0x0200–0x037F PIM Map	730
L.6	0x0380–0x039F FTMRZ	735
L.7	0x03C0–0x03CF SRAM_ECC_32D7P	737
L.8	0x0400–0x042F TIM1	738
L.9	0x0500–x053F PMF15B6C	740
L.10	0x0580–0x059F PTU	743
L.11	0x05C0–0x05EF TIM0	745
L.12	0x0600–0x063F ADC0	747
L.13	0x06A0–0x06BF GDU	748
L.14	0x06C0–0x06DF CPMU	750
L.15	0x06F0–0x06F7 BATS	751
L.16	0x0700–0x0707 SCI0	752
L.17	0x0710–0x0717 SCI1	753
L.18	0x0780–0x0787 SPI0	753
L.19	0x0980–0x0987 LINPHY0	754
L.20	0x09C0–0x09C7 HSDRV0	754

Chapter 1

Device Overview MC9S12ZVMB-Family

Table 1-1. Revision History

Version Number	Revision Date	Sections Affected	Description of Changes
0.4	11.Jun.2015	General	Initial version for S12ZVMB64 product
0.5	16.Jul.2015	General	Removed async_event connections Added GDU to TIM1 IC2 connection Changed pin order to improve VLS bond out
0.6	17.Jul.2016	Section 1.1	Added applications

1.1 Introduction

The S12 MagniV product line is a highly optimized, automotive family of devices which integrate, beside the typical digital peripherals, additional analog battery level (12 V) components.

The MC9S12ZVMB-Family is a new member of the S12 MagniV product line based on the enhanced performance, linear address space S12Z core and delivers an optimized solution with the integration of several key system components into a single device, optimizing system architecture and achieving significant space savings.

The particular differentiating features of this family are the enhanced S12Z core, the combination of an ADC synchronized to PWM signals using a Programmable Trigger Unit (PTU) and the integration of “high-voltage” analog modules, including the voltage regulator (VREG), Gate Drive Unit (GDU) and a Local Interconnect Network (LIN) physical layer. These features enable a fully integrated single chip solution to drive external power MOSFETs for motor drive applications.

The MC9S12ZVMB-Family includes error correction code (ECC) on RAM and flash memory, EEPROM for diagnostic or data storage, a fast analog-to-digital converter (ADC) and a frequency modulated phase locked loop (PLL) that improves the EMC performance. The MC9S12ZVMB-Family delivers all the advantages and efficiencies of a 16-bit MCU while retaining the low cost, power consumption, EMC, and code-size efficiency advantages currently enjoyed by users of existing S12 families. In addition to the peripheral module I/O ports, further I/O ports are available with interrupt capability allowing wake-up from stop or wait modes.

The MC9S12ZVMB-Family is a general-purpose family of devices suitable for a range of applications, including:

- Brush DC motors that need driving in 2 directions, along with PWM control for
 - Window lift
 - Trunk opener
 - Sun roof

- Sliding doors
- Seat positioning

1.2 Features

This section describes the key features of the MC9S12ZVMB-Family.

1.2.1 MC9S12ZVMB-Family member comparison

Table 1-2 provides a summary of feature set differences within the MC9S12ZVMB-Family. All other features are common to all family members.

Table 1-2. MC9S12ZVMB-Family devices

Feature	S12ZVMBA				S12ZVMB			
	64 KB	48 KB	64 KB	48 KB	64 KB	48 KB	64 KB	48 KB
Flash memory	64 KB	48 KB	64 KB	48 KB	64 KB	48 KB	64 KB	48 KB
Package option	LQFP48		LQFP64		LQFP48		LQFP64	
Grade 0 qualification (Ta up to 150°C)	Yes		No		Yes		No	
EEPROM	512 Byte							
RAM	4 KB							
Physical Layer	LIN							
High Voltage Inputs	3							
High Side Drivers	2							
FET pre-driver (GDU)	2 HS + 2 LS Max. PWM frequency 20 kHz				2 HS + 2 LS Max. PWM frequency 1 kHz			
Integrated Current Sense Op-Amp	1							
VREG ballast transistor support	yes							
SCI	2 ⁽¹⁾							
SPI	1							
16-Bit Timer channels	4+4							
15-bit PMF channels ⁽²⁾	6							
ADC channels mapped to pins	5		9		5		9	
EVDD (20 mA source)	1							
NGPIO (25 mA sink)	1							
General purpose I/O	15		24		15		24	

1. One SCI internally mapped to LIN physical layer

2. Four PWM channels internally mapped to GDU, 2 PWM channels for GPIO/HS

1.2.2 ADC module versions

This device family features ADC V3. The ADC module description includes a superset of features for V1, V2 and V3. It also summarizes these minor version differences.

1.2.3 S12ZVMBA versions

The FET-Predriver on the S12ZVMB version cannot be driven directly from the PMF PWM channels at a frequency of greater than 1KHz. Otherwise the S12ZVMB device is identical to the S12ZVMBA device.

1.3 Chip-Level features

On-chip modules available within the family include the following features:

- S12Z CPU core
- 64 KB or 48 KB on-chip flash with ECC
- 512 Byte EEPROM with ECC
- 4 KB on-chip SRAM with ECC
- Phase locked loop (IPLL) frequency multiplier with internal filter
- 1 MHz internal RC oscillator with +/-1.3% accuracy over junction temperature range up to 150°C
- 4-20 MHz amplitude controlled pierce oscillator
- Internal COP (watchdog) module
- 6-channel, 15-bit pulse width modulator with fault protection (PMF)
- Low-side and High-side FET pre-drivers for each phase
 - Gate drive pre-regulator (11 V LDO)
 - High-side gate supply generated using bootstrap circuit with internal diode and external capacitor
 - Sustaining charge pump with two external capacitors and diodes
 - High-side drain (GHD) monitoring on internal ADC channel using GHD/5 voltage
- Analog-to-digital converter (ADC) with 10-bit resolution and up to 9 channels available on external pins
- One serial peripheral interface (SPI) module
- One serial communication interface (SCI) module with interface to internal LIN physical layer transceiver (with RX connected to a timer channel for frequency calibration purposes, if desired)
- One additional SCI (not connected to LIN physical layer)
- On-chip LIN physical layer transceiver fully compliant with the LIN 2.2 and SAE J2602-2 standards
- Two 4-channel timer modules (TIM) with input capture/output compare
- One programmable trigger unit (PTU) for ADC trigger synchronization
- On-chip voltage regulator (VREG) for regulation of input supply and all internal voltages
- One current sense circuit for over-current detection or torque measurement

- Autonomous periodic interrupt (API)
- Two High-side Driver outputs
- Three High Voltage Input (HVI) pins
- One 20mA high-current output for use as Hall sensor supply
- Supply voltage sensor with low battery warning
- One high current (25 mA sink) NGPIO
- Chip temperature sensor

1.4 Module features

The following sections provide more details of the integrated modules.

1.4.1 S12Z central processor unit (CPU)

The S12Z CPU is a revolutionary high-speed core, with code size and execution efficiencies over the S12X CPU. The S12Z CPU also provides a linear memory map eliminating the inconvenience and performance impact of page swapping.

- Harvard Architecture - parallel data and code access
- 3 stage pipeline
- 32-Bit wide instruction and databus
- 32-Bit arithmetic logic unit (ALU)
- 24-bit addressing, of 16 MByte linear address space
- Instruction and addressing modes optimized for C-programming & compilation
 - Multiply and accumulate (MAC) unit 32bit += 32bit*32bit
 - Hardware divider
 - Single cycle multi-bit shifts (Barrel shifter)
 - Special instructions for fixed point math
- Unimplemented opcode traps
- Unprogrammed byte value (0xFF) defaults to SWI instruction

1.4.1.1 Background debug controller (BDC)

- Background debug controller (BDC) with single-wire interface
 - Non-intrusive memory access commands
 - Supports in-circuit programming of on-chip nonvolatile memory

1.4.1.2 Debugger (DBG)

- Three comparators (A, B and D)
 - Comparator A compares the full address bus and full 32-bit data bus
 - Comparators B and D compare the full address bus only

- Each comparator can be configured to monitor PC addresses or addresses of data accesses
- Each comparator can select either read or write access cycles
- Comparator matches can force state sequencer state transitions
- Three comparator modes
 - Simple address/data comparator match mode
 - Inside address range match
 - Outside address range match
- State sequencer control
 - State transitions forced by comparator matches
 - State transitions forced by software write to TRIG
 - State transitions forced by an external event
- The following types of breakpoints
 - CPU breakpoint entering active BDM on breakpoint (BDM)
 - CPU breakpoint executing SWI on breakpoint (SWI)

1.4.2 Embedded memory

1.4.2.1 Memory access integrity

- Illegal address detection
- ECC support on embedded NVM and SRAM

1.4.2.2 Flash

On-chip flash memory features the following:

- Up to 64KB of program flash memory
 - 32 data bits plus 7 syndrome ECC (error correction code) bits allow single bit fault correction and double bit fault detection
 - Erase sector size of 512 bytes
 - Automated program and erase algorithm
 - User margin level setting for reads
 - Protection scheme to prevent accidental program or erase

1.4.2.3 EEPROM

- Up to 512 Bytes EEPROM
 - 16 data bits plus 6 syndrome ECC bits
 - Single bit error correction, double bit error detection
 - Erase sector size 4 bytes, program with word resolution
 - Automated program and erase algorithm
 - User margin level setting for reads

1.4.2.4 SRAM

- Up to 4 Kbytes of general-purpose RAM with ECC
 - Single bit error correction and double bit error detection

1.4.3 Clocks, reset & power management unit (CPMU)

- Real time interrupt (RTI)
- Clock monitor, supervising the correct function of the oscillator (CM)
- Computer operating properly (COP) watchdog
 - Configurable as window COP for enhanced failure detection
 - Can be initialized out of reset using option bits located in flash memory
- System reset generation
- Autonomous periodic interrupt (API) (combination with cyclic, watchdog)
 - Trimmable RC oscillator timebase that can remain active in STOP mode
- Low Power Operation
 - RUN mode - main full performance operating mode with the entire device clocked
 - WAIT mode - the internal CPU clock is switched off, so the CPU does not execute instructions
 - Pseudo STOP - system clocks are stopped but the oscillator, RTI, COP, and API modules can be enabled
 - STOP - the oscillator is stopped in this mode, all clocks are switched off and all counters and dividers remain frozen, with the exception of the COP and API which can optionally run from ACLK

1.4.3.1 Internal phase-locked loop (IPLL)

- Phase-locked-loop clock frequency multiplier
 - No external components required
 - Reference divider and multiplier allow large variety of clock rates
 - Automatic bandwidth control mode for low-jitter operation
 - Automatic frequency lock detector
 - Configurable option to spread spectrum for reduced EMC radiation (frequency modulation)
 - Reference clock sources:
 - Internal 1 MHz RC oscillator (IRC)
 - External 4-20 MHz crystal oscillator/resonator

1.4.3.2 Internal RC oscillator (IRC)

- Trimmable internal 1 MHz reference clock.
 - Trimmed accuracy for temperature options V, M: $\pm 1.3\%$ max.
 - Trimmed accuracy for temperature option W: $\pm 1.45\%$ max

1.4.4 External oscillator (XOSCLCP)

- Amplitude controlled Pierce oscillator using 4 MHz to 20 MHz crystal
 - Current gain control on amplitude output
 - Signal with low harmonic distortion
 - Low power
 - Good noise immunity
 - Eliminates need for external current limiting resistor
 - Trans conductance sized for optimum start-up margin for typical crystals
 - Oscillator pins shared with GPIO functionality

1.4.5 4 channel timer (TIM)

- 4 x 16-bit channels Timer module for input capture or output compare
- 16-bit free-running counter with 8-bit precision prescaler

1.4.6 Pulse width modulator with fault protection (PMF)

- 6 x 15-bit channel PWM resolution
- Each pair of channels can be combined to generate a PWM signal (with independent control of edges of PWM signal)
- Dead time insertion available for each complementary pair
- Center-aligned or edge-aligned outputs
- Programmable clock select logic with a wide range of frequencies
- Programmable fault detection

1.4.7 Programmable trigger unit (PTU)

- Synchronizes ADC triggers based on PMF signal edges
- One 16 bit counter as time base for all trigger events
- One trigger generator(TG0) Up to 32 trigger events per trigger generator
- Global Load OK support, to guarantee coherent update of all control loop modules
- Trigger values stored in system memory
- Software generated reload event and trigger event generation for debugging

1.4.8 LIN physical layer transceiver

- Compliant with LIN physical layer 2.2 specification
- Compliant with the SAE J2602-2 LIN standard
- Standby mode with glitch-filtered wake-up
- Slew rate selection optimized for the baud rates:

- 10.4 kBit/s
- 20 kBit/s
- Fast Mode (up to 250 kBit/s)
- Selectable pull-up of 34 k or 330 k (in Shutdown Mode, 330 k only)
- Current limitation for LIN Bus pin falling edge.
- Over-current protection.
- LIN TxD-dominant timeout feature monitoring the LPTxD signal.
- Automatic transmitter shutdown in case of an over-current or TxD-dominant timeout.
- Fulfills the OEM “Hardware Requirements for LIN (CAN and FlexRay) Interfaces in Automotive Applications” v1.3.

1.4.9 Serial communication interface module (SCI)

- Full-duplex or single-wire operation
- Standard mark/space non-return-to-zero (NRZ) format
- Selectable IrDA 1.4 return-to-zero-inverted (RZI) format with programmable pulse widths
- 16-bit baud rate selection
- Programmable character length
- Programmable polarity for transmitter and receiver
- Active edge receive wakeup
- Break detect and transmit collision detect supporting LIN

1.4.10 Serial peripheral interface module (SPI)

- Configurable 8- or 16-bit data size
- Full-duplex or single-wire bidirectional
- Double-buffered transmit and receive
- Master or slave mode
- MSB-first or LSB-first shifting
- Serial clock phase and polarity options

1.4.11 Analog-to-digital converter module (ADC)

- Selectable 10-bit or 8-bit resolution
- Up to 12 external channels & 8 internal channels
- 2.2us for single 10-bit resolution conversion
- Left or right aligned result data
- Continuous conversion mode
- Programmers model with list based command and result storage architecture

- ADC directly writes results to RAM, preventing stall of further conversions
- Internal signals monitored by the ADC module
 - VRH, VRL, (VRL+VRH)/2
 - Vsup monitor
 - VREG Vbg, and Temperature Sensor
 - Delta VBE Temperature Sensor
 - GDU phase, GDU DC-link
 - High Voltage Inputs (PL[2:0])
- External pins can also be used as digital I/O with keyboard wake-up interrupt capability

1.4.12 Supply voltage sensor (BATS)

- Monitoring of supply (VSUP) voltage
- Internal ADC interface from an internal resistive divider
- Optional generation of low or high voltage interrupts

1.4.13 On-chip voltage regulator system (VREG)

- Voltage regulator
 - Linear voltage regulator directly supplied by VSUP
 - Low-voltage detect on VSUP
 - Power-on reset (POR)
 - Low-voltage reset (LVR) for VDDX domain
 - Over-temperature interrupt
- Internal voltage regulator
 - Linear voltage regulator with bandgap reference
 - Low-voltage detect on VDDA
 - Power-on reset (POR) circuit
 - Low-voltage reset for VDD domain

1.4.14 Gate drive unit (GDU)

- Low-side and High-side FET pre-drivers for 2 phases of 2 half bridges
- Gate drive pre-regulator LDO (Low Dropout Voltage Regulator)
- High-side gate supply done via bootstrap circuit with internal diode and external capacitor
- Sustaining charge pump with two external capacitors and diodes
- FET-Predriver short circuit (desaturation) detection
- Over and under voltage detection and shutdown
- Over current monitor with optional shutdown
- Monitoring of FET High-side drain (GHD) voltage