imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





S9S08RN60

S9S08RN60 Series Data Sheet

Supports: S9S08RN60, S9S08RN48 and S9S08RN32

Features

- 8-Bit S08 central processor unit (CPU)
 - Up to 20 MHz bus at 2.7 V to 5.5 V across temperature range of -40 $^\circ C$ to 125 $^\circ C$
 - Supporting up to 40 interrupt/reset sources
 - Supporting up to four-level nested interrupt
 - On-chip memory
 - Up to 60 KB flash read/program/erase over full operating voltage and temperature
 - Up to 256 byte EEPROM with ECC; 2-byte erase sector; EEPROM program and erase while executing code from flash
 - Up to 4096 byte random-access memory (RAM)
 - Flash and RAM access protection
- Power-saving modes
 - One low-power stop mode; reduced power wait mode
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- Clocks
 - Oscillator (XOSC) loop-controlled Pierce oscillator; crystal or ceramic resonator
 - Internal clock source (ICS) containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allowing 1% deviation across temperature range of 0 °C to 70 °C and -40 °C to 85 °C, 1.5% deviation across temperature range of -40 °C to 105 °C, and 2% deviation across temperature range of -40 °C to 125 °C; up to 20 MHz
- System protection
 - Watchdog with independent clock source
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode detection with reset
 - Illegal address detection with reset

- Development support
 - Single-wire background debug interface
 - Breakpoint capability to allow three breakpoints setting during in-circuit debugging
 - On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes
- Peripherals
 - ACMP one analog comparator with both positive and negative inputs; separately selectable interrupt on rising and falling comparator output; filtering
 - ADC 16-channel, 12-bit resolution; 2.5 µs conversion time; data buffers with optional watermark; automatic compare function; internal bandgap reference channel; operation in stop mode; optional hardware trigger
 - CRC programmable cyclic redundancy check module
 - FTM three flex timer modulators modules including one 6-channel and two 2-channel ones; 16-bit counter; each channel can be configured for input capture, output compare, edge- or centeraligned PWM mode
 - IIC One inter-integrated circuit module; up to 400 kbps; multi-master operation; programmable slave address; supporting broadcast mode and 10-bit addressing
 - MTIM Two modulo timers with 8-bit prescaler and overflow interrupt
 - RTC 16-bit real timer counter (RTC)
 - SCI three serial communication interface (SCI/ UART) modules optional 13-bit break; full duplex non-return to zero (NRZ); LIN extension support
 - SPI one 8-bit and one 16-bit serial peripheral interface (SPI) modules; full-duplex or single-wire bidirectional; master or slave mode
 - TSI supporting up to 16 external electrodes; configurable software or hardware scan trigger; fully support freescale touch sensing software library; capability to wake MCU from stop3 mode

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.



© 2014 Freescale Semiconductor, Inc.



- Input/Output
 - Up to 55 GPIOs including one output-only pin
 - Two 8-bit keyboard interrupt modules (KBI)
 - Two true open-drain output pins
 - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
 - 64-pin LQFP
 - 48-pin LQFP
 - 32-pin LQFP



Table of Contents

1	Ord	ering pa	rts	4
	1.1	Determ	ining valid orderable parts	4
2	Part	identific	cation	4
	2.1	Descrip	otion	4
	2.2	Format	·	4
	2.3	Fields.		4
	2.4	Examp	le	5
3	Para	ameter (Classification	5
4	Rati	ngs		5
	4.1	Therma	al handling ratings	5
	4.2	Moistu	re handling ratings	6
	4.3	ESD ha	andling ratings	6
	4.4	Voltage	e and current operating ratings	6
5	Gen	eral		7
	5.1	Nonsw	itching electrical specifications	7
		5.1.1	DC characteristics	7
		5.1.2	Supply current characteristics	14
		5.1.3	EMC performance	15
	5.2	Switchi	ng specifications	16
		5.2.1	Control timing	16

		5.2.2	Debug trace timing specifications17
		5.2.3	FTM module timing17
	5.3	Therma	al specifications18
		5.3.1	Thermal characteristics
6	Peri	pheral c	perating requirements and behaviors19
	6.1	Externa	al oscillator (XOSC) and ICS characteristics20
	6.2	NVM s	pecifications21
	6.3	Analog	
		6.3.1	ADC characteristics23
		6.3.2	Analog comparator (ACMP) electricals25
	6.4	Comm	unication interfaces26
		6.4.1	SPI switching specifications26
	6.5	Human	-machine interfaces (HMI)29
		6.5.1	TSI electrical specifications29
7	Dim	ensions	
	7.1	Obtaini	ng package dimensions29
8	Pinc	out	
	8.1	Signal	multiplexing and pin assignments30
	8.2	Device	pin assignment33
9	Rev	ision his	story



1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: RN60, RN48 and RN32.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

S 9 S08 RN AA F1 B CC

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
S	Qualification status	• S = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
RN	Device family	• RN
AA	Approximate flash size in KB	 60 = 60 KB 48 = 48 KB 32 = 32 KB
F1	Fab and mask set identifier	• W1
В	Temperature range (°C)	• M = -40 to 125

Table continues on the next page...



Parameter Classification

Field	Description	Values
CC	Package designator	 LH = 64-pin LQFP LF = 48-pin LQFP LC = 32-pin LQFP

2.4 Example

This is an example part number:

S9S08RN60W1MLH

3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1.	Parameter	Classifications
----------	-----------	-----------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free		260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.



2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 125°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V _{DD}	Supply voltage	-0.3	5.8	V
I _{DD}	Maximum current into V _{DD}		120	mA

Table continues on the next page ...



Symbol	Description	Min.	Max.	Unit
V _{DIO}	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V _{DD} + 0.3	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}. PTA2 and PTA3 is only clamped to V_{SS}.

5 General

5.1 Nonswitching electrical specifications

5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С		Descriptions		Min	Typical ¹	Мах	Unit
—	—	Ope	rating voltage	—	2.7	—	5.5	V
V _{OH}	С	Output high voltage	All I/O pins, standard- drive strength	5 V, I _{load} = -5 mA	V _{DD} - 0.8		_	V
	С			3 V, I _{load} = -2.5 mA	V _{DD} - 0.8	—	_	V
	С	С	High current drive pins, high-drive	5 V, I _{load} = -20 mA	V _{DD} - 0.8		_	V
	С		strength ^{2, 2}	3 V, I _{load} = -10 mA	V _{DD} - 0.8		_	V
I _{OHT}	D	Output high	Max total I _{OH} for all	5 V	_	—	-100	mA
		current	ports	3 V	_	—	-50	
V _{OL}	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I _{load} = 5 mA			0.8	V
	С			3 V, I _{load} = 2.5 mA			0.8	V
	С		High current drive pins, high-drive	5 V, I _{load} =20 mA			0.8	V
	С		strength ²	3 V, I _{load} = 10 mA	—	_	0.8	V

Table 2. DC characteristics

Table continues on the next page ...



Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
I _{OLT}	D	Output low	Max total I _{OL} for all	5 V		_	100	mA
		current	ports	3 V	_	_	50	
V _{IH}	Р	Input high	All digital inputs	V _{DD} >4.5V	$0.70 \times V_{DD}$	_	—	V
	С	voltage		V _{DD} >2.7V	$0.75 \times V_{DD}$	_	_	1
V _{IL}	Р	Input low	All digital inputs	V _{DD} >4.5V	_	_	$0.30 \times V_{DD}$	V
	С	voltage		V _{DD} >2.7V	_	_	$0.35 \times V_{DD}$	1
V _{hys}	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	_	—	mV
{In}	Р	Input leakage current	All input only pins (per pin)	$V{IN} = V_{DD}$ or V_{SS}	_	0.1	1	μΑ
{OZ}	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V{IN} = V_{DD}$ or V_{SS}	_	0.1	1	μΑ
II _{OZTOT} I	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or V_{SS}	_	_	2	μΑ
R _{PU}	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)		30.0	_	50.0	kΩ
R _{PU} ³	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	_	60.0	kΩ
I _{IC}	D	DC injection	Single pin limit	$V_{\rm IN} < V_{\rm SS},$	-0.2		2	mA
		current ^{4, 5, 6}	Total MCU limit, includes sum of all stressed pins	V _{IN} > V _{DD}	-5		25	
C _{In}	С	Input cap	acitance, all pins	—	_		7	pF
V _{RAM}	С	RAM re	etention voltage	—	2.0		—	V

Table 2. DC characteristics (continued)

1. Typical values are measured at 25 $^\circ\text{C}.$ Characterized, not tested.

- 2. Only PTB4, PTB5 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 3.	LVD and	POR S	pecification
----------	---------	-------	--------------

Symbol	С	Description	Min	Тур	Мах	Unit
V _{POR}	D	POR re-arm voltage ^{1, 2}	1.5	1.75	2.0	V

Table continues on the next page...



Symbol	С	Description	Min	Тур	Max	Unit
V _{LVDH}	С	Falling low-voltage dete threshold - high range (LV = 1) ³		4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage (LVWV =		4.4	4.5	V
V _{LVW2H}	С	warning threshold - high range		4.5	4.6	V
V _{LVW3H}	С	Level 3 fal (LVWV =	U U	4.6	4.7	V
V _{LVW4H}	С	Level 4 fal (LVWV =	U U	4.7	4.8	V
V _{HYSH}	С	High range low-voltage detect/warning hysteres		100		mV
V _{LVDL}	С	Falling low-voltage dete threshold - low range (LVE 0)		2.61	2.66	V
V _{LVDW1L}	С	Falling low- voltage (LVWV =	U U	2.7	2.78	V
V _{LVDW2L}	С	warning threshold - low range		2.8	2.88	V
V _{LVDW3L}	С	Level 3 fal (LVWV =		2.9	2.98	V
V _{LVDW4L}	С	Level 4 fal (LVWV =		3.0	3.08	V
V _{HYSDL}	С	Low range low-voltage de hysteresis	tect —	40		mV
V _{HYSWL}	С	Low range low-voltage warning hysteresis		80		mV
V _{BG}	Р	Buffered bandgap outpu	t ⁴ 1.14	1.16	1.18	V

Table 3.	LVD and POR	Specification	(continued)
----------	-------------	---------------	-------------

1. Maximum is highest voltage that POR is guaranteed.

2. POR ramp time must be longer than 20us/V to get a stable startup.

3. Rising thresholds are falling threshold + hysteresis.

4. Voltage factory trimmed at V_{DD} = 5.0 V, Temp = 125 °C

wonswitching electrical specifications




Figure 1. Typical I_{OH} Vs. V_{DD} - V_{OH} (standard drive strength) (V_{DD} = 5 V)




Figure 2. Typical I_{OH} Vs. V_{DD} - V_{OH} (standard drive strength) (V_{DD} = 3 V)



Nonswitching electrical specifications




Figure 3. Typical I_{OH} Vs. V_{DD} - V_{OH} (high drive strength) (V_{DD} = 5 V)




Figure 4. Typical I_{OH} Vs. V_{DD} - V_{OH} (high drive strength) (V_{DD} = 3 V)

wonswitching electrical specifications




Figure 5. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 5 V)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 3 V)



Nonswitching electrical specifications




Figure 7. Typical I_{OL} Vs. V_{OL} (high drive strength) (V_{DD} = 5 V)




Figure 8. Typical I_{OL} Vs. V_{OL} (high drive strength) (V_{DD} = 3 V)



5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp
1	С	Run supply current FEI	RI _{DD}	20 MHz	5	12.6	—	mA	-40 to 125 °C
	С	mode, all modules on; run from flash		10 MHz		7.2	_]	
		nom hash		1 MHz		2.4	_		
	С			20 MHz	3	9.6	_		
	С			10 MHz		6.1	—		
				1 MHz		2.1	—		
2	С	Run supply current FEI	RI _{DD}	20 MHz	5	10.5	_	mA	-40 to 125 °C
	С	mode, all modules off & gated; run from flash		10 MHz		6.2	_		
		gated, full norm hash		1 MHz		2.3	—		
	С			20 MHz	3	7.4	_		
	С			10 MHz		5.0	_		
				1 MHz		2.0	_		
3	Р	Run supply current FBE	RI _{DD}	20 MHz	5	12.1	14.8	mA	-40 to 125 °C
	С	mode, all modules on; run from RAM		10 MHz		6.5	_		
				1 MHz		1.8	—		
	Р			20 MHz	3	9.1	11.8		
	С			10 MHz		5.5	—		
				1 MHz		1.5	_		
4	Р	Run supply current FBE	RI _{DD}	20 MHz	5	9.8	12.3	mA	-40 to 125 °C
	С	mode, all modules off & gated; run from RAM		10 MHz		5.4	—		
		gated, full non fir an		1 MHz		1.6	_		
	Р			20 MHz	3	6.9	9.2		
	С			10 MHz		4.4	—		
				1 MHz		1.4	_		
5	С	Wait mode current FEI	WI _{DD}	20 MHz	5	7.8	_	mA	-40 to 125 °C
	С	mode, all modules on		10 MHz		4.5	_		
				1 MHz		1.3	_		
	С			20 MHz	3	5.1		1	
				10 MHz		3.5		1	
				1 MHz		1.2		1	
6	С	Stop3 mode supply	S3I _{DD}		5	3.8	_	μA	-40 to 125 °C
	С	current no clocks active (except 1 kHz LPO clock) ^{2, 3}			3	3	—		-40 to 125 °C

Table 4. Supply current characteristics

Table continues on the next page...



Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp
7	С	ADC adder to stop3	—	_	5	44	_	μA	-40 to 125 °C
	С	ADLPC = 1			3	40	_]	
		ADLSMP = 1							
		ADCO = 1							
		MODE = 10B							
		ADICLK = 11B							
8	С	TSI adder to stop3 ⁴	—	_	5	111	_	μA	-40 to 125 °C
	С	PS = 010B			3	110	—		
		NSCN =0x0F							
		EXTCHRG = 0							
		REFCHRG = 0							
		DVOLT = 01B							
9	С	LVD adder to stop3 ⁵	—	—	5	130	_	μA	-40 to 125 °C
	С				3	125	_		

Table 4. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. RTC adder cause <1 μ A I_{DD} increase typically, RTC clock source is 1 kHz LPO clock.

3. ACMP adder cause <1 μA I_{DD} increase typically.

4. The current varies with TSI configuration and capacity of touch electrode. Please refer to TSI electrical specifications.

5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

5.1.3.1 EMC radiated emissions operating behaviors



5.2 Switching specifications

5.2.1 Control timing

Table 5. Control timing

Num	С	Rating	J	Symbol	Min	Typical ¹	Мах	Unit
1	Р	Bus frequency (t _{cyc} = 1/f _{Bus}))	f _{Bus}	DC	_	20	MHz
2	Р	Internal low power oscillator	r frequency	f _{LPO}	0.67	1.0	1.25	KHz
3	D	External reset pulse width ^{2,}	2	t _{extrst}	1.5 ×	_	_	ns
4	D	Reset low drive	t _{rstdrv}	t _{Self_reset} 34 × t _{cyc}			ns	
5	D	BKGD/MS setup time after debug force reset to enter u	t _{MSSU}	500			ns	
6	D	BKGD/MS hold time after is debug force reset to enter u	t _{MSH}	100			ns	
7	D	Keyboard interrupt pulse width	Asynchronous path ²	t _{ILIH}	100	_	_	ns
	D		Synchronous path	t _{IHIL}	1.5 × t _{cyc}	_	—	ns
8	С	Port rise and fall time -	—	t _{Rise}	—	10.2	—	ns
	С	Normal drive strength (HDRVE_PTXx = 0) (load = 50 pF) ^{4, 4}		t _{Fall}	—	9.5		ns
	С	Port rise and fall time -	—	t _{Rise}	—	5.4	_	ns
	С	Extreme high drive strength (HDRVE_PTXx = 1) (load = 50 pF) ⁴		t _{Fall}	—	4.6	—	ns

1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- 3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing



5.2.2 Debug trace timing specifications

Table 6.	Debug	trace	operating	behaviors
----------	-------	-------	-----------	-----------

Symbol	Description	Min.	Max.	Unit
t _{cyc}	Clock period	Frequency	dependent	MHz
t _{wl}	Low pulse width	2		ns
t _{wh}	High pulse width	2		ns
t _r	Clock and data rise time	—	3	ns
t _f	Clock and data fall time		3	ns
t _s	Data setup	3	—	ns
t _h	Data hold	2	—	ns




Figure 11. TRACE_CLKOUT specifications




Figure 12. Trace data specifications

5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz

Table 7. FTM input timing

Table continues on the next page...



С Function Symbol Min Unit No. Max D 4 2 External clock t_{TCLK} t_{cvc} period 3 D External clock 1.5 t_{clkh} t_{cyc} high time 4 D External clock 1.5 t_{clkl} t_{cyc} low time 5 D Input capture 1.5 t_{ICPW} t_{cyc} pulse width

 Table 7. FTM input timing (continued)




Figure 13. Timer external clock




Figure 14. Timer input capture pulse

5.3 Thermal specifications

5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.



Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H -40 to 125	°C
Junction temperature range	TJ	-40 to 135	°C
	Thermal resistance	e single-layer board	
64-pin LQFP	θ _{JA}	71	°C/W
48-pin LQFP	θ _{JA}	81	°C/W
32-pin LQFP	θ _{JA}	86	°C/W
	Thermal resistance	e four-layer board	
64-pin LQFP	θ _{JA}	53	°C/W
48-pin LQFP	θ _{JA}	57	°C/W
32-pin LQFP	θ _{JA}	57	°C/W

Table 8. Thermal characteristics

The average chip-junction temperature (T_J) in °C can be obtained from:

 $T_{J} = T_{A} + (P_{D} \times \theta_{JA})$

Where:

 T_A = Ambient temperature, °C

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

 $P_{\rm D} = K \div (T_{\rm J} + 273 \ ^{\circ}{\rm C})$

Solving the equations above for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^2$

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving the above equations iteratively for any value of T_A .

6 Peripheral operating requirements and behaviors



6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	Characteristic		Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f _{lo}	32	—	40	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode ^{2, 2}	f _{hi}	4	—	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f _{hi}	4	_	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f _{hi}	4	_	20	MHz
2	D	Lo	bad capacitors	C1, C2		See Note ³		
3	D	Feedback resistor	Low Frequency, Low-Power Mode ^{4, 4}	R _F	_	—		MΩ
			Low Frequency, High-Gain Mode		_	10	—	ΜΩ
			High Frequency, Low- Power Mode		_	1	_	ΜΩ
			High Frequency, High-Gain Mode		—	1	—	ΜΩ
4	D	Series resistor -	Low-Power Mode ⁴	R _S	—	—	_	kΩ
		Low Frequency	High-Gain Mode		_	200	_	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode ⁴	R _S	—	—	—	kΩ
	D	Series resistor -	4 MHz		_	0		kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t _{CSTL}		1000	_	ms
	С	time Low range = 39.0625 kHz	Low range, high power		_	800		ms
	С	crystal; High	High range, low power	t _{CSTH}	_	3	_	ms
	С	range = 20 MHz crystal ^{5, 5} , ⁶	High range, high power		—	1.5	_	ms
7	Т	Internal re	eference start-up time	t _{IRST}	_	20	50	μs
8	D	Square wave	FEE or FBE mode ²	f _{extal}	0.03125		5	MHz
	D	input clock frequency	FBELP mode		0	—	20	MHz
9	Ρ	Average inter	nal reference frequency - trimmed	f _{int_t}	_	39.0625	—	kHz
10	Р	DCO output fi	requency range - trimmed	f _{dco_t}	16	_	20	MHz

Table continues on the next page ...



Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	С	Characteristic		Symbol	Min	Typical ¹	Max	Unit
11	Р	Total deviation of DCO output from trimmed	O output temperature range of -40 to trimmed 125 °C		_	_	±2.0	
	С	frequency ⁵	Over full voltage range and temperature range of -40 to 105 °C				±1.5	%f _{dco}
	С		Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL a	FLL acquisition time ⁵ , ⁷		_	—	2	ms
13	С	Long term jitter of DCO output clock (averaged over 2 ms interval) ⁸		C _{Jitter}		0.02	0.2	%f _{dco}

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 15. Typical crystal or resonator circuit



rempheral operating requirements and behaviors

6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Supply voltage for program/erase -40 °C to 125 °C	V _{prog/erase}	2.7	_	5.5	V
D	Supply voltage for read operation	V _{Read}	2.7	_	5.5	V
D	NVM Bus frequency	f _{NVMBUS}	1	_	25	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	—	_	17338	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	—	—	16913	t _{cyc}
D	Erase Verify EEPROM Block	t _{RD1BLK}	—	_	810	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	—	—	484	t _{cyc}
D	Erase Verify EEPROM Section	t _{DRD1SEC}	—	_	555	t _{cyc}
D	Read Once	t _{RDONCE}	—	—	450	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t _{PGM4}	0.20	0.21	0.46	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t _{DPGM1}	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t _{DPGM2}	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t _{DPGM3}	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t _{DPGM4}	0.32	0.33	0.77	ms
D	Erase All Blocks	t _{ERSALL}	96.01	100.78	101.49	ms
D	Erase Flash Block	t _{ERSBLK}	95.98	100.75	101.44	ms
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t _{DERSPG}	4.81	5.05	20.57	ms
D	Unsecure Flash	t _{UNSECU}	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	tVFYKEY	—	—	464	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	—	_	407	t _{cyc}
С	FLASH Program/erase endurance T_L to T_H = -40 °C to 125 °C	N _{FLPE}	10 k	100 k		Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 125 °C	N _{FLPE}	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100		years

Table 10. Flash characteristics

1. Minimum times are based on maximum f_{NVMOP} and maximum f_{NVMBUS}

- 2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}
- 3. Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging
- 4. $t_{cyc} = 1 / f_{NVMBUS}$



Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

6.3 Analog

6.3.1 ADC characteristics

Characteri stic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply	Absolute	V _{DDA}	2.7		5.5	V	
voltage	Delta to V _{DD} (V _{DD} -V _{DDAD})	ΔV _{DDA}	-100	0	+100	mV	
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	ΔV _{SSA}	-100	0	+100	mV	
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input resistance		R _{ADIN}		3	5	kΩ	_
Analog source	 12-bit mode f_{ADCK} > 4 MHz 	R _{AS}	_	_	2	kΩ	External to MCU
resistance	• f _{ADCK} < 4 MHz			—	5	_	
	 10-bit mode f_{ADCK} > 4 MHz 		_	_	5		
	• f _{ADCK} < 4 MHz		_	_	10		
	8-bit mode		—	—	10		
	(all valid f _{ADCK})						
ADC	High speed (ADLPC=0)	f _{ADCK}	0.4	—	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)]	0.4	—	4.0		

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.



rempheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

Table 12.	12-bit ADC	Characteristics	(V _{REFH} =	V_{DDA}, V_{REF}	_L = V _{SSA})
-----------	------------	-----------------	----------------------	--------------------	-----------------------------------

Characteristic	Conditions	C	Symb	Min	Typ ¹	Max	Unit
Supply current		Т	I _{DDA}	—	133	—	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	—	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	—	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDAD}	—	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	—	0.011	1	μA

Table continues on the next page...



Characteristic	Conditions	С	Symb	Min	Typ ¹	Мах	Unit
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)				40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	_	3.5		ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	-
Total unadjusted	12-bit mode	Т	E _{TUE}	_	±5.0	_	LSB ^{3, 3}
Error ^{2, 2}	10-bit mode	Р			±1.5	±2.0	
	8-bit mode	Р			±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL	_	±1.0	_	LSB ³
Linearity	10-bit mode ^{4, 4}	Р			±0.25	±0.5	
	8-bit mode ⁴	Р	-		±0.15	±0.25	
Integral Non-Linearity	12-bit mode	Т	INL	_	±1.0	_	LSB ³
	10-bit mode	Т		_	±0.3	±0.5	
	8-bit mode	Т			±0.15	±0.25	
Zero-scale error ^{5, 5}	12-bit mode	С	E _{ZS}	—	±2.0	_	LSB ³
	10-bit mode	Р			±0.25	±1.0	1
	8-bit mode	Р		_	±0.65	±1.0	
Full-scale error ⁶	12-bit mode	Т	E _{FS}	_	±2.5		LSB ³
	10-bit mode	Т		_	±0.5	±1.0	
	8-bit mode	Т			±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ		_	±0.5	LSB ³
Input leakage error ⁷	all modes	D	E _{IL}		I _{In} * R _{AS}		mV
Temp sensor slope	-40°C– 25°C	D	m		3.266		mV/°C
	25°C– 125°C				3.638		
Temp sensor voltage	25°C	D	V _{TEMP25}		1.396	_	V

Table 12. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

 Typical values assume V_{DDA} = 5.0 V, Temp = 25°C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

- 2. Includes quantization.
- 3. 1 LSB = $(\dot{V}_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5. $V_{ADIN} = V_{SSA}$
- 6. $V_{ADIN} = V_{DDA}$
- 7. I_{In} = leakage current (refer to DC characteristics)