



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# MC9S12P128 Reference Manual

Covers also MC9S12P-Family  
MC9S12P96  
MC9S12P64  
MC9S12P32

**S12**  
***Microcontrollers***

MC9S12P128RMV1

Rev. 1.13

23 April 2010

[freescale.com](http://freescale.com)





To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

A full list of family members and options is included in the appendices.

The following revision history table summarizes changes contained in this document.

This document contains information for all constituent modules, with the exception of the CPU. For CPU information please refer to **CPU12-1** in the **CPU12 & CPU12X Reference Manual**.

## Revision History

Date	Revision Level	Description
April 2008	1.07	PRELIMINARY
July 2008	1.08	Minor Corrections Added typ. I <sub>DD</sub> values
December 2008	1.09	Completed Electricals Minor Corrections
March 2009	1.10	Final Electricals
June 2009	1.11	Corrected section 1.11.3.4 Memory Corrected 1.7.3.16 - 1.7.3.19 SPI pin description Removed reference to MMCCTL1 register from Table 13-5 Removed item 4b from Table A-6 and A-7 Changed Version ID in Table 1-5 from \$FF to \$00
October 2009	1.12	Added Register Summary Appendix D Updated FTMRC Blockguide . See Revision History Chapter 13 Updated CPMU Blockguide . See Revision History Chapter 7
April 2010	1.13	Updated S12PMMCV1 Blockguide. See Revision History Chapter 3 Updated S12CPMU Blockguide. See Revision History Chapter 7

<b>Chapter 1</b>	<b>Device Overview MC9S12P-Family . . . . .</b>	<b>17</b>
<b>Chapter 2</b>	<b>Port Integration Module (S12PPIMV1) . . . . .</b>	<b>49</b>
<b>Chapter 3</b>	<b>Memory Map Control (S12PMMCV1). . . . .</b>	<b>107</b>
<b>Chapter 4</b>	<b>Interrupt Module (S12SINTV1). . . . .</b>	<b>123</b>
<b>Chapter 5</b>	<b>Background Debug Module (S12SBDMV1) . . . . .</b>	<b>131</b>
<b>Chapter 6</b>	<b>S12S Debug Module (S12SDBGV2) . . . . .</b>	<b>155</b>
<b>Chapter 7</b>	<b>S12 Clock, Reset and Power Management Unit (S12CPMU) . . . . .</b>	<b>197</b>
<b>Chapter 8</b>	<b>Freescale’s Scalable Controller Area Network (S12MSCANV3). . . . .</b>	<b>251</b>
<b>Chapter 9</b>	<b>Analog-to-Digital Converter (ADC12B10C) . . . . .</b>	<b>305</b>
<b>Chapter 10</b>	<b>Pulse-Width Modulator (PWM8B6CV1) Block Description . . . . .</b>	<b>329</b>
<b>Chapter 11</b>	<b>Serial Communication Interface (S12SCIV5) . . . . .</b>	<b>363</b>
<b>Chapter 12</b>	<b>Serial Peripheral Interface (S12SPIV5). . . . .</b>	<b>399</b>
<b>Chapter 13</b>	<b>128 KByte Flash Module (S12FTMRC128K1V1). . . . .</b>	<b>425</b>
<b>Chapter 14</b>	<b>Timer Module (TIM16B8CV2) Block Description . . . . .</b>	<b>473</b>
<b>Appendix A</b>	<b>Electrical Characteristics. . . . .</b>	<b>501</b>
<b>Appendix B</b>	<b>Ordering Information . . . . .</b>	<b>533</b>
<b>Appendix C</b>	<b>Package Information . . . . .</b>	<b>535</b>
<b>Appendix D</b>	<b>Detailed Register Address Map. . . . .</b>	<b>545</b>



## Chapter 1 Device Overview MC9S12P-Family

1.1	Introduction .....	17
1.2	Features .....	17
1.2.1	MC9S12P Family Comparison .....	18
1.2.2	Chip-Level Features .....	18
1.3	Module Features .....	19
1.3.1	S12 16-Bit Central Processor Unit (CPU) .....	19
1.3.2	On-Chip Flash with ECC .....	19
1.3.3	On-Chip SRAM .....	20
1.3.4	Main External Oscillator (XOSC) .....	20
1.3.5	Internal RC Oscillator (IRC) .....	20
1.3.6	Internal Phase-Locked Loop (IPLL) .....	20
1.3.7	System Integrity Support .....	20
1.3.8	Timer (TIM) .....	21
1.3.9	Pulse Width Modulation Module (PWM) .....	21
1.3.10	Controller Area Network Module (MSCAN) .....	21
1.3.11	Serial Communication Interface Module (SCI) .....	21
1.3.12	Serial Peripheral Interface Module (SPI) .....	22
1.3.13	Analog-to-Digital Converter Module (ATD) .....	22
1.3.14	On-Chip Voltage Regulator (VREG) .....	22
1.3.15	Background Debug (BDM) .....	22
1.3.16	Debugger (DBG) .....	23
1.4	Block Diagram .....	24
1.5	Device Memory Map .....	25
1.6	Part ID Assignments .....	28
1.7	Signal Description .....	28
1.7.1	Device Pinout .....	29
1.7.2	Pin Assignment Overview .....	31
1.7.3	Detailed Signal Descriptions .....	38
1.7.4	Power Supply Pins .....	41
1.8	System Clock Description .....	42
1.9	Modes of Operation .....	42
1.9.1	Chip Configuration Summary .....	43
1.9.2	Low Power Operation .....	44
1.10	Security .....	44
1.11	Resets and Interrupts .....	44
1.11.1	Resets .....	44
1.11.2	Interrupt Vectors .....	44
1.11.3	Effects of Reset .....	46
1.12	COP Configuration .....	47
1.13	ATD External Trigger Input Connection .....	47

1.14	S12CPMU Configuration .....	48
------	-----------------------------	----

## Chapter 2

### Port Integration Module (S12PPIMV1)

2.1	Introduction .....	49
2.1.1	Overview .....	49
2.1.2	Features .....	50
2.2	External Signal Description .....	50
2.3	Memory Map and Register Definition .....	52
2.3.1	Memory Map .....	52
2.3.2	Register Descriptions .....	61
2.3.3	Port A Data Register (PORTA) .....	63
2.3.4	Port B Data Register (PORTB) .....	63
2.3.5	Port A Data Direction Register (DDRA) .....	64
2.3.6	Port B Data Direction Register (DDRB) .....	64
2.3.7	PIM Reserved Register .....	65
2.3.8	Port E Data Register (PORTE) .....	65
2.3.9	Port E Data Direction Register (DDRE) .....	66
2.3.10	Ports A, B, E, BKGD pin Pull-up Control Register (PUCR) .....	67
2.3.11	Ports A, B, E Reduced Drive Register (RDRIV) .....	68
2.3.12	ECLK Control Register (ECLKCTL) .....	69
2.3.13	PIM Reserved Register .....	69
2.3.14	IRQ Control Register (IRQCR) .....	70
2.3.15	PIM Reserved Register .....	70
2.3.16	Port T Data Register (PTT) .....	71
2.3.17	Port T Input Register (PTIT) .....	72
2.3.18	Port T Data Direction Register (DDRT) .....	73
2.3.19	Port T Reduced Drive Register (RDRT) .....	74
2.3.20	Port T Pull Device Enable Register (PERT) .....	74
2.3.21	Port T Polarity Select Register (PPST) .....	75
2.3.22	PIM Reserved Register .....	75
2.3.23	Port T Routing Register (PTTRR) .....	76
2.3.24	Port S Data Register (PTS) .....	77
2.3.25	Port S Input Register (PTIS) .....	77
2.3.26	Port S Data Direction Register (DDRS) .....	78
2.3.27	Port S Reduced Drive Register (RDRS) .....	79
2.3.28	Port S Pull Device Enable Register (PERS) .....	79
2.3.29	Port S Polarity Select Register (PPSS) .....	80
2.3.30	Port S Wired-Or Mode Register (WOMS) .....	80
2.3.31	PIM Reserved Register .....	81
2.3.32	Port M Data Register (PTM) .....	81
2.3.33	Port M Input Register (PTIM) .....	82
2.3.34	Port M Data Direction Register (DDRM) .....	83
2.3.35	Port M Reduced Drive Register (RDRM) .....	84
2.3.36	Port M Pull Device Enable Register (PERM) .....	85

2.3.37	Port M Polarity Select Register (PPSM)	85
2.3.38	Port M Wired-Or Mode Register (WOMM)	86
2.3.39	PIM Reserved Register	86
2.3.40	Port P Data Register (PTP)	87
2.3.41	Port P Input Register (PTIP)	88
2.3.42	Port P Data Direction Register (DDRP)	88
2.3.43	Port P Reduced Drive Register (RDRP)	89
2.3.44	Port P Pull Device Enable Register (PERP)	90
2.3.45	Port P Polarity Select Register (PPSP)	90
2.3.46	Port P Interrupt Enable Register (PIEP)	91
2.3.47	Port P Interrupt Flag Register (PIFP)	91
2.3.48	PIM Reserved Registers	92
2.3.49	Port J Data Register (PTJ)	92
2.3.50	Port J Input Register (PTIJ)	93
2.3.51	Port J Data Direction Register (DDRJ)	93
2.3.52	Port J Reduced Drive Register (RDRJ)	94
2.3.53	Port J Pull Device Enable Register (PERJ)	94
2.3.54	Port J Polarity Select Register (PPSJ)	95
2.3.55	Port J Interrupt Enable Register (PIEJ)	95
2.3.56	Port J Interrupt Flag Register (PIFJ)	96
2.3.57	Port AD Data Register (PT0AD)	96
2.3.58	Port AD Data Register (PT1AD)	97
2.3.59	Port AD Data Direction Register (DDR0AD)	97
2.3.60	Port AD Data Direction Register (DDR1AD)	98
2.3.61	Port AD Reduced Drive Register (RDR0AD)	98
2.3.62	Port AD Reduced Drive Register (RDR1AD)	99
2.3.63	Port AD Pull Up Enable Register (PER0AD)	99
2.3.64	Port AD Pull Up Enable Register (PER1AD)	100
2.3.65	PIM Reserved Registers	100
2.4	Functional Description	100
2.4.1	General	100
2.4.2	Registers	100
2.4.3	Pins and Ports	103
2.4.4	Pin interrupts	105
2.5	Initialization Information	106
2.5.1	Port Data and Data Direction Register writes	106

## Chapter 3

### Memory Map Control (S12PMMCV1)

3.1	Introduction	107
3.1.1	Glossary	107
3.1.2	Overview	108
3.1.3	Features	108
3.1.4	Modes of Operation	108
3.1.5	Block Diagram	108



3.2	External Signal Description .....	109
3.3	Memory Map and Registers .....	109
3.3.1	Module Memory Map .....	109
3.3.2	Register Descriptions .....	110
3.4	Functional Description .....	113
3.4.1	MCU Operating Modes .....	113
3.4.2	Memory Map Scheme .....	114
3.5	Implemented Memory in the System Memory Architecture .....	117
3.5.1	Chip Bus Control .....	119
3.5.2	Interrupts .....	119
3.6	Initialization/Application Information .....	120
3.6.1	CALL and RTC Instructions .....	120

## Chapter 4 Interrupt Module (S12SINTV1)

4.1	Introduction .....	123
4.1.1	Glossary .....	123
4.1.2	Features .....	123
4.1.3	Modes of Operation .....	124
4.1.4	Block Diagram .....	124
4.2	External Signal Description .....	125
4.3	Memory Map and Register Definition .....	125
4.3.1	Register Descriptions .....	125
4.4	Functional Description .....	126
4.4.1	S12S Exception Requests .....	126
4.4.2	Interrupt Prioritization .....	126
4.4.3	Reset Exception Requests .....	127
4.4.4	Exception Priority .....	127
4.5	Initialization/Application Information .....	128
4.5.1	Initialization .....	128
4.5.2	Interrupt Nesting .....	128
4.5.3	Wake Up from Stop or Wait Mode .....	128

## Chapter 5 Background Debug Module (S12SBDMV1)

5.1	Introduction .....	131
5.1.1	Features .....	132
5.1.2	Modes of Operation .....	132
5.1.3	Block Diagram .....	133
5.2	External Signal Description .....	133
5.3	Memory Map and Register Definition .....	134
5.3.1	Module Memory Map .....	134
5.3.2	Register Descriptions .....	134
5.3.3	Family ID Assignment .....	138

5.4	Functional Description	138
5.4.1	Security	138
5.4.2	Enabling and Activating BDM	138
5.4.3	BDM Hardware Commands	139
5.4.4	Standard BDM Firmware Commands	140
5.4.5	BDM Command Structure	141
5.4.6	BDM Serial Interface	143
5.4.7	Serial Interface Hardware Handshake Protocol	146
5.4.8	Hardware Handshake Abort Procedure	148
5.4.9	SYNC — Request Timed Reference Pulse	151
5.4.10	Instruction Tracing	151
5.4.11	Serial Communication Time Out	152

## Chapter 6

### S12S Debug Module (S12SDBGV2)

6.1	Introduction	155
6.1.1	Glossary Of Terms	155
6.1.2	Overview	156
6.1.3	Features	156
6.1.4	Modes of Operation	157
6.1.5	Block Diagram	157
6.2	External Signal Description	157
6.3	Memory Map and Registers	158
6.3.1	Module Memory Map	158
6.3.2	Register Descriptions	159
6.4	Functional Description	174
6.4.1	S12SDBG Operation	174
6.4.2	Comparator Modes	175
6.4.3	Match Modes (Forced or Tagged)	179
6.4.4	State Sequence Control	180
6.4.5	Trace Buffer Operation	181
6.4.6	Tagging	187
6.4.7	Breakpoints	187
6.5	Application Information	189
6.5.1	State Machine scenarios	189
6.5.2	Scenario 1	190
6.5.3	Scenario 2	190
6.5.4	Scenario 3	191
6.5.5	Scenario 4	191
6.5.6	Scenario 5	192
6.5.7	Scenario 6	192
6.5.8	Scenario 7	192
6.5.9	Scenario 8	193
6.5.10	Scenario 9	194
6.5.11	Scenario 10	194

## Chapter 7

### S12 Clock, Reset and Power Management Unit (S12CPMU)

7.1	Introduction	197
7.1.1	Features	197
7.1.2	Modes of Operation	199
7.1.3	S12CPMU Block Diagram	201
7.2	Signal Description	202
7.2.1	$\overline{\text{RESET}}$	202
7.2.2	EXTAL and XTAL	202
7.2.3	TEMPSENSE — temperature sensor output voltage	203
7.2.4	VDDR — Regulator Power Input Pin	203
7.2.5	VDDA, VSSA — Regulator Reference Supply Pins	203
7.2.6	VSS, VSSPLL— Ground Pins	203
7.2.7	VDDX, VSSX— Pad Supply Pins	203
7.2.8	API_EXTCLK — API external clock output pin	203
7.3	Memory Map and Registers	204
7.3.1	Module Memory Map	204
7.3.2	Register Descriptions	206
7.4	Functional Description	237
7.4.1	Phase Locked Loop with Internal Filter (PLL)	237
7.4.2	Startup from Reset	239
7.4.3	Stop Mode using PLLCLK as Bus Clock	239
7.4.4	Full Stop Mode using Oscillator Clock as Bus Clock	240
7.4.5	External Oscillator	241
7.4.6	System Clock Configurations	244
7.5	Resets	246
7.5.1	General	246
7.5.2	Description of Reset Operation	246
7.5.3	Power-On Reset (POR)	248
7.5.4	Low-Voltage Reset (LVR)	248
7.6	Interrupts	248
7.6.1	Description of Interrupt Operation	249
7.7	Initialization/Application Information	250

## Chapter 8

### Freescale's Scalable Controller Area Network (S12MSCANV3)

8.1	Introduction	251
8.1.1	Glossary	252
8.1.2	Block Diagram	252
8.1.3	Features	253
8.1.4	Modes of Operation	253
8.2	External Signal Description	253
8.2.1	RXCAN — CAN Receiver Input Pin	253
8.2.2	TXCAN — CAN Transmitter Output Pin	254

8.2.3	CAN System	254
8.3	Memory Map and Register Definition	254
8.3.1	Module Memory Map	254
8.3.2	Register Descriptions	256
8.3.3	Programmer's Model of Message Storage	275
8.4	Functional Description	285
8.4.1	General	285
8.4.2	Message Storage	286
8.4.3	Identifier Acceptance Filter	289
8.4.4	Modes of Operation	295
8.4.5	Low-Power Options	297
8.4.6	Reset Initialization	301
8.4.7	Interrupts	301
8.5	Initialization/Application Information	303
8.5.1	MSCAN initialization	303
8.5.2	Bus-Off Recovery	303

## Chapter 9 Analog-to-Digital Converter (ADC12B10C)

9.1	Introduction	305
9.1.1	Features	305
9.1.2	Modes of Operation	306
9.1.3	Block Diagram	307
9.2	Signal Description	308
9.2.1	Detailed Signal Descriptions	308
9.3	Memory Map and Register Definition	308
9.3.1	Module Memory Map	308
9.3.2	Register Descriptions	310
9.4	Functional Description	324
9.4.1	Analog Sub-Block	325
9.4.2	Digital Sub-Block	325
9.5	Resets	326
9.6	Interrupts	327

## Chapter 10 Pulse-Width Modulator (PWM8B6CV1) Block Description

10.1	Introduction	329
10.1.1	Features	329
10.1.2	Modes of Operation	329
10.1.3	Block Diagram	330
10.2	External Signal Description	330
10.2.1	PWM5 — Pulse Width Modulator Channel 5 Pin	330
10.2.2	PWM4 — Pulse Width Modulator Channel 4 Pin	330
10.2.3	PWM3 — Pulse Width Modulator Channel 3 Pin	330

10.2.4	PWM2 — Pulse Width Modulator Channel 2 Pin	331
10.2.5	PWM1 — Pulse Width Modulator Channel 1 Pin	331
10.2.6	PWM0 — Pulse Width Modulator Channel 0 Pin	331
10.3	Memory Map and Register Definition	331
10.3.1	Module Memory Map	331
10.3.2	Register Descriptions	332
10.4	Functional Description	352
10.4.1	PWM Clock Select	352
10.4.2	PWM Channel Timers	355
10.5	Resets	362
10.6	Interrupts	362

## Chapter 11

### Serial Communication Interface (S12SCIV5)

11.1	Introduction	363
11.1.1	Glossary	363
11.1.2	Features	364
11.1.3	Modes of Operation	364
11.1.4	Block Diagram	365
11.2	External Signal Description	365
11.2.1	TXD — Transmit Pin	365
11.2.2	RXD — Receive Pin	365
11.3	Memory Map and Register Definition	365
11.3.1	Module Memory Map and Register Definition	366
11.3.2	Register Descriptions	366
11.4	Functional Description	376
11.4.1	Infrared Interface Submodule	377
11.4.2	LIN Support	378
11.4.3	Data Format	378
11.4.4	Baud Rate Generation	380
11.4.5	Transmitter	381
11.4.6	Receiver	386
11.4.7	Single-Wire Operation	394
11.4.8	Loop Operation	395
11.5	Initialization/Application Information	395
11.5.1	Reset Initialization	395
11.5.2	Modes of Operation	395
11.5.3	Interrupt Operation	396
11.5.4	Recovery from Wait Mode	398
11.5.5	Recovery from Stop Mode	398

## Chapter 12

### Serial Peripheral Interface (S12SPIV5)

12.1	Introduction	399
------	--------------	-----

12.1.1	Glossary of Terms	399
12.1.2	Features	399
12.1.3	Modes of Operation	399
12.1.4	Block Diagram	400
12.2	External Signal Description	401
12.2.1	MOSI — Master Out/Slave In Pin	401
12.2.2	MISO — Master In/Slave Out Pin	401
12.2.3	$\overline{SS}$ — Slave Select Pin	402
12.2.4	SCK — Serial Clock Pin	402
12.3	Memory Map and Register Definition	402
12.3.1	Module Memory Map	402
12.3.2	Register Descriptions	403
12.4	Functional Description	411
12.4.1	Master Mode	412
12.4.2	Slave Mode	413
12.4.3	Transmission Formats	414
12.4.4	SPI Baud Rate Generation	419
12.4.5	Special Features	420
12.4.6	Error Conditions	421
12.4.7	Low Power Mode Options	422

## Chapter 13

### 128 KByte Flash Module (S12FTMRC128K1V1)

13.1	Introduction	425
13.1.1	Glossary	426
13.1.2	Features	427
13.1.3	Block Diagram	427
13.2	External Signal Description	428
13.3	Memory Map and Registers	429
13.3.1	Module Memory Map	429
13.3.2	Register Descriptions	432
13.4	Functional Description	450
13.4.1	Modes of Operation	450
13.4.2	IFR Version ID Word	450
13.4.3	Flash Command Operations	450
13.4.4	Allowed Simultaneous P-Flash and D-Flash Operations	455
13.4.5	Flash Command Description	455
13.4.6	Interrupts	469
13.4.7	Wait Mode	470
13.4.8	Stop Mode	470
13.5	Security	470
13.5.1	Unsecuring the MCU using Backdoor Key Access	470
13.5.2	Unsecuring the MCU in Special Single Chip Mode using BDM	471
13.5.3	Mode and Security Effects on Flash Command Availability	472
13.6	Initialization	472

## Chapter 14

### Timer Module (TIM16B8CV2) Block Description

14.1	Introduction .....	473
14.1.1	Features .....	474
14.1.2	Modes of Operation .....	474
14.1.3	Block Diagrams .....	475
14.2	External Signal Description .....	477
14.2.1	IOC7 — Input Capture and Output Compare Channel 7 Pin .....	477
14.2.2	IOC6 — Input Capture and Output Compare Channel 6 Pin .....	477
14.2.3	IOC5 — Input Capture and Output Compare Channel 5 Pin .....	477
14.2.4	IOC4 — Input Capture and Output Compare Channel 4 Pin .....	477
14.2.5	IOC3 — Input Capture and Output Compare Channel 3 Pin .....	477
14.2.6	IOC2 — Input Capture and Output Compare Channel 2 Pin .....	477
14.2.7	IOC1 — Input Capture and Output Compare Channel 1 Pin .....	478
14.2.8	IOC0 — Input Capture and Output Compare Channel 0 Pin .....	478
14.3	Memory Map and Register Definition .....	478
14.3.1	Module Memory Map .....	478
14.3.2	Register Descriptions .....	478
14.4	Functional Description .....	495
14.4.1	Prescaler .....	496
14.4.2	Input Capture .....	497
14.4.3	Output Compare .....	497
14.4.4	Pulse Accumulator .....	498
14.4.5	Event Counter Mode .....	498
14.4.6	Gated Time Accumulation Mode .....	498
14.5	Resets .....	499
14.6	Interrupts .....	499
14.6.1	Channel [7:0] Interrupt (C[7:0]F) .....	499
14.6.2	Pulse Accumulator Input Interrupt (PAOVI) .....	499
14.6.3	Pulse Accumulator Overflow Interrupt (PAOVF) .....	499
14.6.4	Timer Overflow Interrupt (TOF) .....	500

## Appendix A

### Electrical Characteristics

A.1	General .....	501
A.1.1	Parameter Classification .....	501
A.1.2	Power Supply .....	501
A.1.3	Pins .....	502
A.1.4	Current Injection .....	502
A.1.5	Absolute Maximum Ratings .....	502
A.1.6	ESD Protection and Latch-up Immunity .....	503
A.1.7	Operating Conditions .....	504
A.1.8	Power Dissipation and Thermal Characteristics .....	505
A.1.9	I/O Characteristics .....	508

A.1.10	Supply Currents .....	510
A.2	ATD Characteristics .....	512
A.2.1	ATD Operating Characteristics.....	512
A.2.2	Factors Influencing Accuracy.....	513
A.2.3	ATD Accuracy .....	514
A.3	NVM .....	518
A.3.1	Timing Parameters .....	518
A.3.2	NVM Reliability Parameters.....	522
A.4	Phase Locked Loop .....	523
A.4.1	Jitter Definitions .....	523
A.4.2	Electrical Characteristics for the PLL.....	525
A.5	Electrical Characteristics for the IRC1M .....	525
A.6	Electrical Characteristics for the Oscillator (OSCLCP) .....	526
A.7	Reset Characteristics .....	526
A.8	Electrical Specification for Voltage Regulator .....	527
A.9	Chip Power-up and Voltage Drops .....	527
A.10	MSCAN.....	529
A.11	SPI Timing .....	529
A.11.1	Master Mode.....	529
A.11.2	Slave Mode .....	531

## Appendix B Ordering Information

## Appendix C Package Information

C.1	80 QFP Package Mechanical Outline .....	536
C.2	48 QFN Package Mechanical Outline.....	539
C.3	64 LQFP Package Mechanical Outline.....	542

## Appendix D Detailed Register Address Map

D.1	Detailed Register Map.....	545
-----	----------------------------	-----





# Chapter 1 Device Overview MC9S12P-Family

## 1.1 Introduction

The MC9S12P family is an optimized, automotive, 16-bit microcontroller product line focused on low-cost, high-performance, and low pin-count. This family is intended to bridge between high-end 8-bit microcontrollers and high-performance 16-bit microcontrollers, such as the MC9S12XS family. The MC9S12P family is targeted at generic automotive applications requiring CAN or LIN/J2602 communication. Typical examples of these applications include body controllers, occupant detection, door modules, seat controllers, RKE receivers, smart actuators, lighting modules, and smart junction boxes.

The MC9S12P family uses many of the same features found on the MC9S12XS family, including error correction code (ECC) on flash memory, a separate data-flash module for diagnostic or data storage, a fast analog-to-digital converter (ATD) and a frequency modulated phase locked loop (IPLL) that improves the EMC performance.

The MC9S12P family deliver all the advantages and efficiencies of a 16-bit MCU while retaining the low cost, power consumption, EMC, and code-size efficiency advantages currently enjoyed by users of Freescale's existing 8-bit and 16-bit MCU families. Like the MC9S12XS family, the MC9S12P family run 16-bit wide accesses without wait states for all peripherals and memories. The MC9S12P family is available in 80-pin QFP, 64-pin LQFP, and 48-pin QFN package options and aims to maximize pin compatibility with the MC9S12XS family. In addition to the I/O ports available in each module, further I/O ports are available with interrupt capability allowing wake-up from stop or wait modes.

## 1.2 Features

This section describes the key features of the MC9S12P family.

## 1.2.1 MC9S12P Family Comparison

Table 1 provides a summary of different members of the MC9S12P family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this microcontroller family.

**Table 1. MC9S12P Family**

Feature	MC9S12P32	MC9S12P64	MC9S12P96	MC9S12P128
CPU	CPU12-V1			
Flash memory (ECC)	32 Kbytes	64 Kbytes	96 Kbytes	128 Kbytes
Data flash (ECC)	4 Kbytes			
RAM	2 Kbytes	4 Kbytes	6 Kbytes	
MSCAN	1			
SCI	1			
SPI	1			
Timer	8 ch x 16-bit			
PWM	6 ch x 8-bit			
ADC	10 ch x 12-bit			
Frequency modulated PLL	Yes			
External oscillator (4 – 16 MHz Pierce with loop control)	Yes			
Internal 1 MHz RC oscillator	Yes			
Supply voltage	3.15 V – 5.5 V			
Execution speed	Static <sup>(1)</sup> – 32 MHz			
Package	80 QFP, 64 LQFP, 48 QFN			

1. P or D Flash erasing or programming requires a minimum bus frequency of 1MHz

## 1.2.2 Chip-Level Features

On-chip modules available within the family include the following features:

- S12 CPU core
- Up to 128 Kbyte on-chip flash with ECC
- 4 Kbyte data flash with ECC
- Up to 6 Kbyte on-chip SRAM
- Phase locked loop (IPLL) frequency multiplier with internal filter
- 4–16 MHz amplitude controlled Pierce oscillator
- 1 MHz internal RC oscillator
- Timer module (TIM) supporting input/output channels that provide a range of 16-bit input capture, output compare, counter, and pulse accumulator functions

- Pulse width modulation (PWM) module with 6 x 8-bit channels
- 10-channel, 12-bit resolution successive approximation analog-to-digital converter (ATD)
- One serial peripheral interface (SPI) module
- One serial communication interface (SCI) module supporting LIN communications
- One multi-scalable controller area network (MSCAN) module (supporting CAN protocol 2.0A/B)
- On-chip voltage regulator (VREG) for regulation of input supply and all internal voltages
- Autonomous periodic interrupt (API)

## 1.3 Module Features

The following sections provide more details of the modules implemented on the MC9S12P family.

### 1.3.1 S12 16-Bit Central Processor Unit (CPU)

S12 CPU is a high-speed 16-bit processing unit:

- Full 16-bit data paths supports efficient arithmetic operation and high-speed math execution
- Includes many single-byte instructions. This allows much more efficient use of ROM space.
- Extensive set of indexed addressing capabilities, including:
  - Using the stack pointer as an indexing register in all indexed operations
  - Using the program counter as an indexing register in all but auto increment/decrement mode
  - Accumulator offsets using A, B, or D accumulators
  - Automatic index predecrement, preincrement, postdecrement, and postincrement (by  $-8$  to  $+8$ )

### 1.3.2 On-Chip Flash with ECC

On-chip flash memory on the MC9S12P features the following:

- Up to 128 Kbyte of program flash memory
  - 32 data bits plus 7 syndrome ECC (error correction code) bits allow single bit error correction and double fault detection
  - Erase sector size 512 bytes
  - Automated program and erase algorithm
  - User margin level setting for reads
  - Protection scheme to prevent accidental program or erase
- 4 Kbyte data flash space
  - 16 data bits plus 6 syndrome ECC (error correction code) bits allow single bit error correction and double fault detection
  - Erase sector size 256 bytes
  - Automated program and erase algorithm
  - User margin level setting for reads

### 1.3.3 On-Chip SRAM

- Up to 6 Kbytes of general-purpose RAM

### 1.3.4 Main External Oscillator (XOSC)

- Loop control Pierce oscillator using a 4 MHz to 16 MHz crystal
  - Current gain control on amplitude output
  - Signal with low harmonic distortion
  - Low power
  - Good noise immunity
  - Eliminates need for external current limiting resistor
  - Transconductance sized for optimum start-up margin for typical crystals

### 1.3.5 Internal RC Oscillator (IRC)

- Trimmable internal reference clock.
  - Frequency: 1 MHz
  - Trimmed accuracy over  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ambient temperature range:  $\pm 1.5\%$

### 1.3.6 Internal Phase-Locked Loop (IPLL)

- Phase-locked-loop clock frequency multiplier
  - No external components required
  - Reference divider and multiplier allow large variety of clock rates
  - Automatic bandwidth control mode for low-jitter operation
  - Automatic frequency lock detector
  - Configurable option to spread spectrum for reduced EMC radiation (frequency modulation)
  - Reference clock sources:
    - External 4–16 MHz resonator/crystal (XOSC)
    - Internal 1 MHz RC oscillator (IRC)

### 1.3.7 System Integrity Support

- Power-on reset (POR)
- System reset generation
- Illegal address detection with reset
- Low-voltage detection with interrupt or reset
- Real time interrupt (RTI)
- Computer operating properly (COP) watchdog
  - Configurable as window COP for enhanced failure detection

- Initialized out of reset using option bits located in flash memory
- Clock monitor supervising the correct function of the oscillator

### 1.3.8 Timer (TIM)

- 8 x 16-bit channels for input capture or output compare
- 16-bit free-running counter with 7-bit precision prescaler
- 1 x 16-bit pulse accumulator

### 1.3.9 Pulse Width Modulation Module (PWM)

- 6 channel x 8-bit or 3 channel x 16-bit pulse width modulator
  - Programmable period and duty cycle per channel
  - Center-aligned or left-aligned outputs
  - Programmable clock select logic with a wide range of frequencies

### 1.3.10 Controller Area Network Module (MSCAN)

- 1 Mbit per second, CAN 2.0 A, B software compatible
  - Standard and extended data frames
  - 0–8 bytes data length
  - Programmable bit rate up to 1 Mbps
- Five receive buffers with FIFO storage scheme
- Three transmit buffers with internal prioritization
- Flexible identifier acceptance filter programmable as:
  - 2 x 32-bit
  - 4 x 16-bit
  - 8 x 8-bit
- Wakeup with integrated low pass filter option
- Loop back for self test
- Listen-only mode to monitor CAN bus
- Bus-off recovery by software intervention or automatically
- 16-bit time stamp of transmitted/received messages

### 1.3.11 Serial Communication Interface Module (SCI)

- Full-duplex or single-wire operation
- Standard mark/space non-return-to-zero (NRZ) format
- Selectable IrDA 1.4 return-to-zero-inverted (RZI) format with programmable pulse widths
- 13-bit baud rate selection

- Programmable character length
- Programmable polarity for transmitter and receiver
- Active edge receive wakeup
- Break detect and transmit collision detect supporting LIN

### 1.3.12 Serial Peripheral Interface Module (SPI)

- Configurable 8- or 16-bit data size
- Full-duplex or single-wire bidirectional
- Double-buffered transmit and receive
- Master or slave mode
- MSB-first or LSB-first shifting
- Serial clock phase and polarity options

### 1.3.13 Analog-to-Digital Converter Module (ATD)

- 10-channel, 12-bit analog-to-digital converter
  - 3 us single conversion time
  - 8-/10-/12-bit resolution
  - Left or right justified result data
  - Internal oscillator for conversion in stop modes
  - Wakeup from low power modes on analog comparison > or <= match
  - Continuous conversion mode
  - Multiple channel scans
- Pins can also be used as digital I/O

### 1.3.14 On-Chip Voltage Regulator (VREG)

- Linear voltage regulator with bandgap reference
- Low-voltage detect (LVD) with low-voltage interrupt (LVI)
- Power-on reset (POR) circuit
- Low-voltage reset (LVR)
- High temperature sensor

### 1.3.15 Background Debug (BDM)

- Non-intrusive memory access commands
- Supports in-circuit programming of on-chip nonvolatile memory

### 1.3.16 Debugger (DBG)

- Trace buffer with depth of 64 entries
- Three comparators (A, B and C)
  - Comparator A compares the full address bus and full 16-bit data bus
  - Exact address or address range comparisons
- Two types of comparator matches
  - Tagged This matches just before a specific instruction begins execution
  - Force This is valid on the first instruction boundary after a match occurs
- Four trace modes
- Four stage state sequencer



# 1.4 Block Diagram

Figure 1-1 shows a block diagram of the MC9S12P-Family devices




Figure 1-1. MC9S12P-Family Block Diagram

## 1.5 Device Memory Map

Table 1-2 shows the device register memory map.

**Table 1-2. Device Register Memory Map**

Address	Module	Size (Bytes)
0x0000–0x0009	PIM (port integration module)	10
0x000A–0x000B	MMC (memory map control)	2
0x000C–0x000D	PIM (port integration module)	2
0x000E–0x000F	Reserved	2
0x0010–0x0017	MMC (memory map control)	8
0x0018–0x0019	Reserved	2
0x001A–0x001B	Device ID register	2
0x001C–0x001F	PIM (port integration module)	4
0x0020–0x002F	DBG (debug module)	16
0x0030–0x0033	Reserved	4
0x0034–0x003F	CPMU (clock and power management)	12
0x0040–0x006F	TIM (timer module)	48
0x0070–0x009F	ATD (analog-to-digital converter 12 bit 10-channel)	48
0x00A0–0x00C7	PWM (pulse-width modulator 6 channels)	40
0x00C8–0x00CF	SCI (serial communications interface)	8
0x00D0–0x00D7	Reserved	8
0x00D8–0x00DF	SPI (serial peripheral interface)	8
0x00E0–0x00FF	Reserved	32
0x0100–0x0113	FTMRC control registers	20
0x0114–0x011F	Reserved	12
0x0120	INT (interrupt module)	1
0x0121–0x013F	Reserved	31
0x0140–0x017F	CAN	64
0x0180–0x023F	Reserved	192
0x0240–0x027F	PIM (port integration module)	64
0x0280–0x02BF	Reserved	64
0x02C0–0x02EF	Reserved	48
0x02F0–0x02FF	CPMU (clock and power management )	16
0x0300–0x03FF	Reserved	256