



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MC9S12XS256 Reference Manual

Covers MC9S12XS Family
MC9S12XS256
MC9S12XS128
MC9S12XS64

*HCS12
Microcontrollers*

MC9S12XS256RMV1

Rev. 1.13

08/2012

freescale.com



To provide the most up-to-date information, the document revision on the World Wide Web is the most current. A printed copy may be an earlier revision. To verify you have the latest information available, refer to freescale.com.

This document contains information for the complete S12XS Family and thus includes a set of separate flash (FTMR) module sections to cover the whole family. A full list of family members and options is included in the appendices.

This document contains information for all constituent modules, with the exception of the CPU. For CPU information please refer to CPU12XV1 in the CPU12/CPU12X Reference Manual.

Revision History

| Date | Revision Level | Description |
|----------------|----------------|---|
| November, 2010 | 1.11 | Updated Chapter 3 Memory Mapping Control (S12XMMCV4) Updated Chapter 11 Freescale's Scalable Controller Area Network (S12MSCANV3) Updated Chapter 14 Serial Communication Interface (S12SCIV5) Updated footnotes on table 1-2 Updated note in Appendix F Ordering Information |
| Jul, 2011 | 1.12 | Corrected API accuracy in feature list Corrected name of pin #27 in 80QFP pinout (PE5->PE4) Updated Chapter 2 Port Integration Module (S12XSPIMV1) Updated Chapter 11 Freescale's Scalable Controller Area Network (S12MSCANV3) |
| Aug, 2012 | 1.13 | Updated Chapter 4 Interrupt (S12XINTV2) Updated Chapter 8 S12XE Clocks and Reset Generator (S12XECRGV1) Updated V _{DDF} max. voltage in Appendix A Electrical Characteristics Minor editorial corrections in: Chapter 2 Port Integration Module (S12XSPIMV1) Chapter 5 Background Debug Module (S12XBDMV2) Chapter 6 S12X Debug (S12XDBGV3) Module |

| | | |
|-------------------|--|------------|
| Chapter 1 | Device Overview S12XS Family | 19 |
| Chapter 2 | Port Integration Module (S12XSPIMV1) | 59 |
| Chapter 3 | Memory Mapping Control (S12XMMCV4) | 127 |
| Chapter 4 | Interrupt (S12XINTV2) | 151 |
| Chapter 5 | Background Debug Module (S12XBDMV2) | 169 |
| Chapter 6 | S12X Debug (S12XDBGV3) Module | 195 |
| Chapter 7 | Security (S12XS9SECV2) | 231 |
| Chapter 8 | S12XE Clocks and Reset Generator (S12XECRGV1) | 237 |
| Chapter 9 | Pierce Oscillator (S12XOSCLCPV2) | 267 |
| Chapter 10 | Analog-to-Digital Converter (ADC12B16CV1) | 271 |
| Chapter 11 | Freescale’s Scalable Controller Area Network (S12MSCANV3) | 295 |
| Chapter 12 | Periodic Interrupt Timer (S12PIT24B4CV1) | 349 |
| Chapter 13 | Pulse-Width Modulator (S12PWM8B8CV1) | 365 |
| Chapter 14 | Serial Communication Interface (S12SCIV5) | 397 |
| Chapter 15 | Serial Peripheral Interface (S12SPIV5) | 435 |
| Chapter 16 | Timer Module (TIM16B8CV2) | 461 |
| Chapter 17 | Voltage Regulator (S12VREGL3V3V1) | 489 |
| Chapter 18 | 256 KByte Flash Module (S12XFTMR256K1V1) | 507 |
| Chapter 19 | 128 KByte Flash Module (S12XFTMR128K1V1) | 557 |
| Chapter 20 | 64 KByte Flash Module (S12XFTMR64K1V1) | 607 |
| Appendix A | Electrical Characteristics | 657 |
| Appendix B | Package Information | 698 |
| Appendix C | PCB Layout Guidelines | 708 |
| Appendix D | Derivative Differences | 712 |
| Appendix E | Detailed Register Address Map | 713 |
| Appendix F | Ordering Information | 735 |

Chapter 1 Device Overview S12XS Family

| | | |
|------|---|----|
| 1.1 | Introduction | 19 |
| | 1.1.1 Features | 19 |
| | 1.1.2 Modes of Operation | 23 |
| | 1.1.3 Block Diagram | 24 |
| | 1.1.4 Device Memory Map | 25 |
| | 1.1.5 Address Mapping | 26 |
| | 1.1.6 Detailed Register Map | 28 |
| | 1.1.7 Part ID Assignments | 28 |
| 1.2 | Signal Description | 29 |
| | 1.2.1 Device Pinout | 29 |
| | 1.2.2 Pin Assignment Overview | 33 |
| | 1.2.3 Detailed Signal Descriptions | 41 |
| | 1.2.4 Power Supply Pins | 45 |
| 1.3 | System Clock Description | 48 |
| 1.4 | Modes of Operation | 49 |
| | 1.4.1 Chip Configuration Summary | 49 |
| | 1.4.2 Power Modes | 50 |
| | 1.4.3 Freeze Mode | 51 |
| 1.5 | Security | 51 |
| 1.6 | Resets and Interrupts | 51 |
| | 1.6.1 Resets | 51 |
| | 1.6.2 Vectors | 51 |
| | 1.6.3 Effects of Reset | 53 |
| 1.7 | ATD0 Configuration | 55 |
| | 1.7.1 External Trigger Input Connection | 55 |
| | 1.7.2 ATD0 Channel[17] Connection | 55 |
| 1.8 | VREG Configuration | 55 |
| | 1.8.1 Temperature Sensor Configuration | 55 |
| 1.9 | BDM Clock Configuration | 56 |
| 1.10 | Oscillator Configuration | 56 |

Chapter 2 Port Integration Module (S12XSPIMV1)

| | | |
|-----|--|----|
| 2.1 | Introduction | 59 |
| | 2.1.1 Overview | 59 |
| | 2.1.2 Features | 60 |
| 2.2 | External Signal Description | 60 |
| 2.3 | Memory Map and Register Definition | 64 |

| | | |
|--------|--|-----|
| 2.3.1 | Memory Map | 65 |
| 2.3.2 | Register Descriptions | 73 |
| 2.3.3 | Port A Data Register (PORTA) | 75 |
| 2.3.4 | Port B Data Register (PORTB) | 75 |
| 2.3.5 | Port A Data Direction Register (DDRA) | 76 |
| 2.3.6 | Port B Data Direction Register (DDRB) | 76 |
| 2.3.7 | PIM Reserved Registers | 77 |
| 2.3.8 | Port E Data Register (PORTE) | 77 |
| 2.3.9 | Port E Data Direction Register (DDRE) | 78 |
| 2.3.10 | Ports ABEK, BKGD pin Pull-up Control Register (PUCR) | 79 |
| 2.3.11 | Ports ABEK Reduced Drive Register (RDRIV) | 80 |
| 2.3.12 | ECLK Control Register (ECLKCTL) | 81 |
| 2.3.13 | PIM Reserved Register | 82 |
| 2.3.14 | IRQ Control Register (IRQCR) | 83 |
| 2.3.15 | PIM Reserved Register PIMTEST | 83 |
| 2.3.16 | Port K Data Register (PORTK) | 84 |
| 2.3.17 | Port K Data Direction Register (DDRK) | 84 |
| 2.3.18 | Port T Data Register (PTT) | 85 |
| 2.3.19 | Port T Input Register (PTIT) | 86 |
| 2.3.20 | Port T Data Direction Register (DDRT) | 87 |
| 2.3.21 | Port T Reduced Drive Register (RDRT) | 87 |
| 2.3.22 | Port T Pull Device Enable Register (PERT) | 88 |
| 2.3.23 | Port T Polarity Select Register (PPST) | 88 |
| 2.3.24 | PIM Reserved Register | 89 |
| 2.3.25 | Port T Routing Register (PTTRR) | 89 |
| 2.3.26 | Port S Data Register (PTS) | 91 |
| 2.3.27 | Port S Input Register (PTIS) | 92 |
| 2.3.28 | Port S Data Direction Register (DDRS) | 93 |
| 2.3.29 | Port S Reduced Drive Register (RDRS) | 94 |
| 2.3.30 | Port S Pull Device Enable Register (PERS) | 94 |
| 2.3.31 | Port S Polarity Select Register (PPSS) | 95 |
| 2.3.32 | Port S Wired-Or Mode Register (WOMS) | 95 |
| 2.3.33 | PIM Reserved Register | 96 |
| 2.3.34 | Port M Data Register (PTM) | 96 |
| 2.3.35 | Port M Input Register (PTIM) | 98 |
| 2.3.36 | Port M Data Direction Register (DDRM) | 98 |
| 2.3.37 | Port M Reduced Drive Register (RDRM) | 99 |
| 2.3.38 | Port M Pull Device Enable Register (PERM) | 100 |
| 2.3.39 | Port M Polarity Select Register (PPSM) | 100 |
| 2.3.40 | Port M Wired-Or Mode Register (WOMM) | 101 |
| 2.3.41 | Module Routing Register (MODRR) | 101 |
| 2.3.42 | Port P Data Register (PTP) | 102 |
| 2.3.43 | Port P Input Register (PTIP) | 104 |
| 2.3.44 | Port P Data Direction Register (DDRP) | 105 |
| 2.3.45 | Port P Reduced Drive Register (RDRP) | 106 |

| | | |
|--------|--|-----|
| 2.3.46 | Port P Pull Device Enable Register (PERP) | 106 |
| 2.3.47 | Port P Polarity Select Register (PPSP) | 107 |
| 2.3.48 | Port P Interrupt Enable Register (PIEP) | 107 |
| 2.3.49 | Port P Interrupt Flag Register (PIFP) | 108 |
| 2.3.50 | Port H Data Register (PTH) | 108 |
| 2.3.51 | Port H Input Register (PTIH) | 109 |
| 2.3.52 | Port H Data Direction Register (DDRH) | 109 |
| 2.3.53 | Port H Reduced Drive Register (RDRH) | 110 |
| 2.3.54 | Port H Pull Device Enable Register (PERH) | 110 |
| 2.3.55 | Port H Polarity Select Register (PPSH) | 111 |
| 2.3.56 | Port H Interrupt Enable Register (PIEH) | 111 |
| 2.3.57 | Port H Interrupt Flag Register (PIFH) | 112 |
| 2.3.58 | Port J Data Register (PTJ) | 112 |
| 2.3.59 | Port J Input Register (PTIJ) | 113 |
| 2.3.60 | Port J Data Direction Register (DDRJ) | 113 |
| 2.3.61 | Port J Reduced Drive Register (RDRJ) | 114 |
| 2.3.62 | Port J Pull Device Enable Register (PERJ) | 114 |
| 2.3.63 | Port J Polarity Select Register (PPSJ) | 115 |
| 2.3.64 | Port J Interrupt Enable Register (PIEJ) | 115 |
| 2.3.65 | Port J Interrupt Flag Register (PIFJ) | 116 |
| 2.3.66 | Port AD0 Data Register 0 (PT0AD0) | 116 |
| 2.3.67 | Port AD0 Data Register 1 (PT1AD0) | 117 |
| 2.3.68 | Port AD0 Data Direction Register 0 (DDR0AD0) | 117 |
| 2.3.69 | Port AD0 Data Direction Register 1 (DDR1AD0) | 118 |
| 2.3.70 | Port AD0 Reduced Drive Register 0 (RDR0AD0) | 118 |
| 2.3.71 | Port AD0 Reduced Drive Register 1 (RDR1AD0) | 119 |
| 2.3.72 | Port AD0 Pull Up Enable Register 0 (PER0AD0) | 119 |
| 2.3.73 | Port AD0 Pull Up Enable Register 1 (PER1AD0) | 120 |
| 2.3.74 | PIM Reserved Registers | 120 |
| 2.4 | Functional Description | 120 |
| 2.4.1 | General | 120 |
| 2.4.2 | Registers | 121 |
| 2.4.3 | Pins and Ports | 123 |
| 2.4.4 | Pin interrupts | 125 |
| 2.5 | Initialization Information | 126 |
| 2.5.1 | Port Data and Data Direction Register writes | 126 |

Chapter 3

Memory Mapping Control (S12XMMCV4)

| | | |
|-------|---------------------|-----|
| 3.1 | Introduction | 127 |
| 3.1.1 | Terminology | 128 |
| 3.1.2 | Features | 128 |
| 3.1.3 | S12X Memory Mapping | 129 |
| 3.1.4 | Modes of Operation | 129 |
| 3.1.5 | Block Diagram | 129 |

| | | |
|-------|--|-----|
| 3.2 | External Signal Description | 130 |
| 3.3 | Memory Map and Registers | 131 |
| 3.3.1 | Module Memory Map | 131 |
| 3.3.2 | Register Descriptions | 131 |
| 3.4 | Functional Description | 140 |
| 3.4.1 | MCU Operating Mode | 140 |
| 3.4.2 | Memory Map Scheme | 140 |
| 3.4.3 | Chip Bus Control | 147 |
| 3.5 | Initialization/Application Information | 148 |
| 3.5.1 | CALL and RTC Instructions | 148 |

Chapter 4 Interrupt (S12XINTV2)

| | | |
|-------|--|-----|
| 4.1 | Introduction | 151 |
| 4.1.1 | Glossary | 152 |
| 4.1.2 | Features | 152 |
| 4.1.3 | Modes of Operation | 153 |
| 4.1.4 | Block Diagram | 154 |
| 4.2 | External Signal Description | 154 |
| 4.3 | Memory Map and Register Definition | 155 |
| 4.3.1 | Module Memory Map | 155 |
| 4.3.2 | Register Descriptions | 156 |
| 4.4 | Functional Description | 161 |
| 4.4.1 | S12X Exception Requests | 162 |
| 4.4.2 | Interrupt Prioritization | 162 |
| 4.4.3 | XGATE Requests | 163 |
| 4.4.4 | Priority Decoders | 163 |
| 4.4.5 | Reset Exception Requests | 164 |
| 4.4.6 | Exception Priority | 164 |
| 4.5 | Initialization/Application Information | 165 |
| 4.5.1 | Initialization | 165 |
| 4.5.2 | Interrupt Nesting | 165 |
| 4.5.3 | Wake Up from Stop or Wait Mode | 166 |

Chapter 5 Background Debug Module (S12XBDMV2)

| | | |
|-------|--|-----|
| 5.1 | Introduction | 169 |
| 5.1.1 | Features | 169 |
| 5.1.2 | Modes of Operation | 170 |
| 5.1.3 | Block Diagram | 171 |
| 5.2 | External Signal Description | 171 |
| 5.3 | Memory Map and Register Definition | 172 |
| 5.3.1 | Module Memory Map | 172 |
| 5.3.2 | Register Descriptions | 172 |

| | | |
|--------|--|-----|
| 5.3.3 | Family ID Assignment | 177 |
| 5.4 | Functional Description | 177 |
| 5.4.1 | Security | 178 |
| 5.4.2 | Enabling and Activating BDM | 178 |
| 5.4.3 | BDM Hardware Commands | 179 |
| 5.4.4 | Standard BDM Firmware Commands | 180 |
| 5.4.5 | BDM Command Structure | 181 |
| 5.4.6 | BDM Serial Interface | 183 |
| 5.4.7 | Serial Interface Hardware Handshake Protocol | 186 |
| 5.4.8 | Hardware Handshake Abort Procedure | 188 |
| 5.4.9 | SYNC — Request Timed Reference Pulse | 191 |
| 5.4.10 | Instruction Tracing | 192 |
| 5.4.11 | Serial Communication Time Out | 193 |

Chapter 6

S12X Debug (S12XDBGV3) Module

| | | |
|-------|-----------------------------|-----|
| 6.1 | Introduction | 195 |
| 6.1.1 | Glossary | 195 |
| 6.1.2 | Overview | 196 |
| 6.1.3 | Features | 196 |
| 6.1.4 | Modes of Operation | 197 |
| 6.1.5 | Block Diagram | 198 |
| 6.2 | External Signal Description | 198 |
| 6.3 | Memory Map and Registers | 198 |
| 6.3.1 | Module Memory Map | 198 |
| 6.3.2 | Register Descriptions | 199 |
| 6.4 | Functional Description | 215 |
| 6.4.1 | S12XDBG Operation | 216 |
| 6.4.2 | Comparator Modes | 216 |
| 6.4.3 | Trigger Modes | 220 |
| 6.4.4 | State Sequence Control | 221 |
| 6.4.5 | Trace Buffer Operation | 222 |
| 6.4.6 | Tagging | 228 |
| 6.4.7 | Breakpoints | 228 |

Chapter 7

Security (S12XS9SECV2)

| | | |
|-------|--|-----|
| 7.1 | Introduction | 231 |
| 7.1.1 | Features | 231 |
| 7.1.2 | Modes of Operation | 232 |
| 7.1.3 | Securing the Microcontroller | 232 |
| 7.1.4 | Operation of the Secured Microcontroller | 233 |
| 7.1.5 | Unsecuring the Microcontroller | 235 |
| 7.1.6 | Reprogramming the Security Bits | 235 |

| | | |
|-------|---------------------------------------|-----|
| 7.1.7 | Complete Memory Erase (Special Modes) | 236 |
|-------|---------------------------------------|-----|

Chapter 8

S12XE Clocks and Reset Generator (S12XECRGV1)

| | | |
|-------|------------------------------------|-----|
| 8.1 | Introduction | 237 |
| 8.1.1 | Features | 237 |
| 8.1.2 | Modes of Operation | 238 |
| 8.1.3 | Block Diagram | 238 |
| 8.2 | Signal Description | 239 |
| 8.2.1 | V_{DDPLL} , V_{SSPLL} | 239 |
| 8.2.2 | RESET | 239 |
| 8.3 | Memory Map and Registers | 240 |
| 8.3.1 | Module Memory Map | 240 |
| 8.3.2 | Register Descriptions | 241 |
| 8.4 | Functional Description | 254 |
| 8.4.1 | Functional Blocks | 254 |
| 8.4.2 | Operation Modes | 259 |
| 8.4.3 | Low Power Options | 260 |
| 8.5 | Resets | 262 |
| 8.5.1 | Description of Reset Operation | 263 |
| 8.6 | Interrupts | 265 |
| 8.6.1 | Description of Interrupt Operation | 266 |

Chapter 9

Pierce Oscillator (S12XOSCLCPV2)

| | | |
|-------|---|-----|
| 9.1 | Introduction | 267 |
| 9.1.1 | Features | 267 |
| 9.1.2 | Modes of Operation | 267 |
| 9.1.3 | Block Diagram | 268 |
| 9.2 | External Signal Description | 268 |
| 9.2.1 | V_{DDPLL} and V_{SSPLL} — Operating and Ground Voltage Pins | 268 |
| 9.2.2 | EXTAL and XTAL — Input and Output Pins | 268 |
| 9.3 | Memory Map and Register Definition | 270 |
| 9.4 | Functional Description | 270 |
| 9.4.1 | Gain Control | 270 |
| 9.4.2 | Clock Monitor | 270 |
| 9.4.3 | Wait Mode Operation | 270 |
| 9.4.4 | Stop Mode Operation | 270 |

Chapter 10

Analog-to-Digital Converter (ADC12B16CV1)

| | | |
|--------|--------------------|-----|
| 10.1 | Introduction | 271 |
| 10.1.1 | Features | 271 |
| 10.1.2 | Modes of Operation | 272 |

| | | |
|--------|------------------------------------|-----|
| 10.1.3 | Block Diagram | 273 |
| 10.1.4 | Block Diagram of Input structure | 274 |
| 10.2 | Signal Description | 275 |
| 10.2.1 | Detailed Signal Descriptions | 275 |
| 10.3 | Memory Map and Register Definition | 275 |
| 10.3.1 | Module Memory Map | 275 |
| 10.3.2 | Register Descriptions | 277 |
| 10.4 | Functional Description | 292 |
| 10.4.1 | Analog Sub-Block | 292 |
| 10.4.2 | Digital Sub-Block | 293 |
| 10.5 | Resets | 294 |
| 10.6 | Interrupts | 294 |

Chapter 11

Freescale's Scalable Controller Area Network (S12MSCANV3)

| | | |
|--------|--|-----|
| 11.1 | Introduction | 295 |
| 11.1.1 | Glossary | 296 |
| 11.1.2 | Block Diagram | 296 |
| 11.1.3 | Features | 297 |
| 11.1.4 | Modes of Operation | 297 |
| 11.2 | External Signal Description | 298 |
| 11.2.1 | RXCAN — CAN Receiver Input Pin | 298 |
| 11.2.2 | TXCAN — CAN Transmitter Output Pin | 298 |
| 11.2.3 | CAN System | 298 |
| 11.3 | Memory Map and Register Definition | 299 |
| 11.3.1 | Module Memory Map | 299 |
| 11.3.2 | Register Descriptions | 301 |
| 11.3.3 | Programmer's Model of Message Storage | 320 |
| 11.4 | Functional Description | 331 |
| 11.4.1 | General | 331 |
| 11.4.2 | Message Storage | 331 |
| 11.4.3 | Identifier Acceptance Filter | 334 |
| 11.4.4 | Modes of Operation | 340 |
| 11.4.5 | Low-Power Options | 342 |
| 11.4.6 | Reset Initialization | 346 |
| 11.4.7 | Interrupts | 346 |
| 11.5 | Initialization/Application Information | 348 |
| 11.5.1 | MSCAN initialization | 348 |
| 11.5.2 | Bus-Off Recovery | 348 |

Chapter 12

Periodic Interrupt Timer (S12PIT24B4CV1)

| | | |
|--------|--------------|-----|
| 12.1 | Introduction | 349 |
| 12.1.1 | Glossary | 349 |

| | | |
|--------|-----------------------------------|-----|
| 12.1.2 | Features | 349 |
| 12.1.3 | Modes of Operation | 349 |
| 12.1.4 | Block Diagram | 350 |
| 12.2 | External Signal Description | 350 |
| 12.3 | Register Definition | 351 |
| 12.4 | Functional Description | 360 |
| 12.4.1 | Timer | 360 |
| 12.4.2 | Interrupt Interface | 361 |
| 12.4.3 | Hardware Trigger | 362 |
| 12.5 | Initialization | 362 |
| 12.5.1 | Startup | 362 |
| 12.5.2 | Shutdown | 362 |
| 12.5.3 | Flag Clearing | 362 |
| 12.6 | Application Information | 363 |

Chapter 13

Pulse-Width Modulator (S12PWM8B8CV1)

| | | |
|--------|--|-----|
| 13.1 | Introduction | 365 |
| 13.1.1 | Features | 365 |
| 13.1.2 | Modes of Operation | 366 |
| 13.1.3 | Block Diagram | 366 |
| 13.2 | External Signal Description | 366 |
| 13.2.1 | PWM7 — PWM Channel 7 | 367 |
| 13.2.2 | PWM6 — PWM Channel 6 | 367 |
| 13.2.3 | PWM5 — PWM Channel 5 | 367 |
| 13.2.4 | PWM4 — PWM Channel 4 | 367 |
| 13.2.5 | PWM3 — PWM Channel 3 | 367 |
| 13.2.6 | PWM3 — PWM Channel 2 | 367 |
| 13.2.7 | PWM3 — PWM Channel 1 | 367 |
| 13.2.8 | PWM3 — PWM Channel 0 | 367 |
| 13.3 | Memory Map and Register Definition | 367 |
| 13.3.1 | Module Memory Map | 367 |
| 13.3.2 | Register Descriptions | 368 |
| 13.4 | Functional Description | 383 |
| 13.4.1 | PWM Clock Select | 383 |
| 13.4.2 | PWM Channel Timers | 386 |
| 13.5 | Resets | 394 |
| 13.6 | Interrupts | 395 |

Chapter 14

Serial Communication Interface (S12SCIV5)

| | | |
|--------|--------------------|-----|
| 14.1 | Introduction | 397 |
| 14.1.1 | Glossary | 397 |
| 14.1.2 | Features | 398 |

| | | |
|--------|---|-----|
| 14.1.3 | Modes of Operation | 398 |
| 14.1.4 | Block Diagram | 399 |
| 14.2 | External Signal Description | 400 |
| 14.2.1 | TXD — Transmit Pin | 400 |
| 14.2.2 | RXD — Receive Pin | 400 |
| 14.3 | Memory Map and Register Definition | 400 |
| 14.3.1 | Module Memory Map and Register Definition | 400 |
| 14.3.2 | Register Descriptions | 401 |
| 14.4 | Functional Description | 413 |
| 14.4.1 | Infrared Interface Submodule | 414 |
| 14.4.2 | LIN Support | 414 |
| 14.4.3 | Data Format | 415 |
| 14.4.4 | Baud Rate Generation | 416 |
| 14.4.5 | Transmitter | 417 |
| 14.4.6 | Receiver | 422 |
| 14.4.7 | Single-Wire Operation | 430 |
| 14.4.8 | Loop Operation | 431 |
| 14.5 | Initialization/Application Information | 431 |
| 14.5.1 | Reset Initialization | 431 |
| 14.5.2 | Modes of Operation | 431 |
| 14.5.3 | Interrupt Operation | 432 |
| 14.5.4 | Recovery from Wait Mode | 434 |
| 14.5.5 | Recovery from Stop Mode | 434 |

Chapter 15

Serial Peripheral Interface (S12SPIV5)

| | | |
|--------|--|-----|
| 15.1 | Introduction | 435 |
| 15.1.1 | Glossary of Terms | 435 |
| 15.1.2 | Features | 435 |
| 15.1.3 | Modes of Operation | 435 |
| 15.1.4 | Block Diagram | 436 |
| 15.2 | External Signal Description | 437 |
| 15.2.1 | MOSI — Master Out/Slave In Pin | 437 |
| 15.2.2 | MISO — Master In/Slave Out Pin | 437 |
| 15.2.3 | \overline{SS} — Slave Select Pin | 438 |
| 15.2.4 | SCK — Serial Clock Pin | 438 |
| 15.3 | Memory Map and Register Definition | 438 |
| 15.3.1 | Module Memory Map | 438 |
| 15.3.2 | Register Descriptions | 439 |
| 15.4 | Functional Description | 447 |
| 15.4.1 | Master Mode | 448 |
| 15.4.2 | Slave Mode | 449 |
| 15.4.3 | Transmission Formats | 450 |
| 15.4.4 | SPI Baud Rate Generation | 455 |
| 15.4.5 | Special Features | 456 |

| | |
|-------------------------------------|-----|
| 15.4.6 Error Conditions | 457 |
| 15.4.7 Low Power Mode Options | 458 |

Chapter 16

Timer Module (TIM16B8CV2)

| | |
|--|-----|
| 16.1 Introduction | 461 |
| 16.1.1 Features | 461 |
| 16.1.2 Modes of Operation | 462 |
| 16.1.3 Block Diagrams | 463 |
| 16.2 External Signal Description | 465 |
| 16.2.1 IOC7 — Input Capture and Output Compare Channel 7 Pin | 465 |
| 16.2.2 IOC6 — Input Capture and Output Compare Channel 6 Pin | 465 |
| 16.2.3 IOC5 — Input Capture and Output Compare Channel 5 Pin | 465 |
| 16.2.4 IOC4 — Input Capture and Output Compare Channel 4 Pin | 465 |
| 16.2.5 IOC3 — Input Capture and Output Compare Channel 3 Pin | 465 |
| 16.2.6 IOC2 — Input Capture and Output Compare Channel 2 Pin | 465 |
| 16.2.7 IOC1 — Input Capture and Output Compare Channel 1 Pin | 466 |
| 16.2.8 IOC0 — Input Capture and Output Compare Channel 0 Pin | 466 |
| 16.3 Memory Map and Register Definition | 466 |
| 16.3.1 Module Memory Map | 466 |
| 16.3.2 Register Descriptions | 466 |
| 16.4 Functional Description | 483 |
| 16.4.1 Prescaler | 484 |
| 16.4.2 Input Capture | 485 |
| 16.4.3 Output Compare | 485 |
| 16.4.4 Pulse Accumulator | 486 |
| 16.4.5 Event Counter Mode | 486 |
| 16.4.6 Gated Time Accumulation Mode | 487 |
| 16.5 Resets | 487 |
| 16.6 Interrupts | 487 |
| 16.6.1 Channel [7:0] Interrupt (C[7:0]F) | 488 |
| 16.6.2 Pulse Accumulator Input Interrupt (PAOVI) | 488 |
| 16.6.3 Pulse Accumulator Overflow Interrupt (PAOVF) | 488 |
| 16.6.4 Timer Overflow Interrupt (TOF) | 488 |

Chapter 17

Voltage Regulator (S12VREGL3V3V1)

| | |
|---|-----|
| 17.1 Introduction | 489 |
| 17.1.1 Features | 489 |
| 17.1.2 Modes of Operation | 489 |
| 17.1.3 Block Diagram | 490 |
| 17.2 External Signal Description | 492 |
| 17.2.1 VDDR — Regulator Power Input Pins | 492 |
| 17.2.2 VDDA, VSSA — Regulator Reference Supply Pins | 492 |

| | | |
|---------|--|-----|
| 17.2.3 | VDD, VSS — Regulator Output1 (Core Logic) Pins | 492 |
| 17.2.4 | VDDF — Regulator Output2 (NVM Logic) Pins | 493 |
| 17.2.5 | VDDPLL, VSSPLL — Regulator Output3 (PLL) Pins | 493 |
| 17.2.6 | VDDX — Power Input Pin | 493 |
| 17.2.7 | V _{REGEN} — Optional Regulator Enable Pin | 493 |
| 17.2.8 | V _{REG_API} — Optional Autonomous Periodical Interrupt Output Pin | 493 |
| 17.3 | Memory Map and Register Definition | 493 |
| 17.3.1 | Module Memory Map | 494 |
| 17.3.2 | Register Descriptions | 495 |
| 17.4 | Functional Description | 502 |
| 17.4.1 | General | 502 |
| 17.4.2 | Regulator Core (REG) | 502 |
| 17.4.3 | Low-Voltage Detect (LVD) | 502 |
| 17.4.4 | Power-On Reset (POR) | 502 |
| 17.4.5 | Low-Voltage Reset (LVR) | 502 |
| 17.4.6 | HTD - High Temperature Detect | 503 |
| 17.4.7 | Regulator Control (CTRL) | 503 |
| 17.4.8 | Autonomous Periodical Interrupt (API) | 503 |
| 17.4.9 | Resets | 504 |
| 17.4.10 | Description of Reset Operation | 504 |
| 17.4.11 | Interrupts | 504 |

Chapter 18

256 KByte Flash Module (S12XFTMR256K1V1)

| | | |
|--------|--|-----|
| 18.1 | Introduction | 507 |
| 18.1.1 | Glossary | 508 |
| 18.1.2 | Features | 508 |
| 18.1.3 | Block Diagram | 509 |
| 18.2 | External Signal Description | 510 |
| 18.3 | Memory Map and Registers | 510 |
| 18.3.1 | Module Memory Map | 511 |
| 18.3.2 | Register Descriptions | 514 |
| 18.4 | Functional Description | 535 |
| 18.4.1 | Flash Command Operations | 535 |
| 18.4.2 | Flash Command Description | 540 |
| 18.4.3 | Interrupts | 553 |
| 18.4.4 | Wait Mode | 554 |
| 18.4.5 | Stop Mode | 554 |
| 18.5 | Security | 554 |
| 18.5.1 | Unsecuring the MCU using Backdoor Key Access | 554 |
| 18.5.2 | Unsecuring the MCU in Special Single Chip Mode using BDM | 555 |
| 18.5.3 | Mode and Security Effects on Flash Command Availability | 556 |
| 18.6 | Initialization | 556 |

Chapter 19

128 KByte Flash Module (S12XFTMR128K1V1)

| | | |
|--------|--|-----|
| 19.1 | Introduction | 557 |
| 19.1.1 | Glossary | 558 |
| 19.1.2 | Features | 558 |
| 19.1.3 | Block Diagram | 559 |
| 19.2 | External Signal Description | 560 |
| 19.3 | Memory Map and Registers | 560 |
| 19.3.1 | Module Memory Map | 561 |
| 19.3.2 | Register Descriptions | 564 |
| 19.4 | Functional Description | 585 |
| 19.4.1 | Flash Command Operations | 585 |
| 19.4.2 | Flash Command Description | 590 |
| 19.4.3 | Interrupts | 603 |
| 19.4.4 | Wait Mode | 604 |
| 19.4.5 | Stop Mode | 604 |
| 19.5 | Security | 604 |
| 19.5.1 | Unsecuring the MCU using Backdoor Key Access | 604 |
| 19.5.2 | Unsecuring the MCU in Special Single Chip Mode using BDM | 605 |
| 19.5.3 | Mode and Security Effects on Flash Command Availability | 606 |
| 19.6 | Initialization | 606 |

Chapter 20

64 KByte Flash Module (S12XFTMR64K1V1)

| | | |
|--------|--|-----|
| 20.1 | Introduction | 607 |
| 20.1.1 | Glossary | 608 |
| 20.1.2 | Features | 608 |
| 20.1.3 | Block Diagram | 610 |
| 20.2 | External Signal Description | 610 |
| 20.3 | Memory Map and Registers | 611 |
| 20.3.1 | Module Memory Map | 611 |
| 20.3.2 | Register Descriptions | 615 |
| 20.4 | Functional Description | 635 |
| 20.4.1 | Flash Command Operations | 635 |
| 20.4.2 | Flash Command Description | 640 |
| 20.4.3 | Interrupts | 653 |
| 20.4.4 | Wait Mode | 654 |
| 20.4.5 | Stop Mode | 654 |
| 20.5 | Security | 654 |
| 20.5.1 | Unsecuring the MCU using Backdoor Key Access | 655 |
| 20.5.2 | Unsecuring the MCU in Special Single Chip Mode using BDM | 655 |
| 20.5.3 | Mode and Security Effects on Flash Command Availability | 656 |
| 20.6 | Initialization | 656 |

Appendix A Electrical Characteristics

| | | |
|-----|---|-----|
| A.1 | General | 657 |
| | A.1.1 Parameter Classification | 657 |
| | A.1.2 Power Supply | 657 |
| | A.1.3 Pins | 658 |
| | A.1.4 Current Injection | 659 |
| | A.1.5 Absolute Maximum Ratings | 659 |
| | A.1.6 ESD Protection and Latch-up Immunity | 660 |
| | A.1.7 Operating Conditions | 661 |
| | A.1.8 Power Dissipation and Thermal Characteristics | 662 |
| | A.1.9 I/O Characteristics | 666 |
| | A.1.10 Supply Currents | 669 |
| A.2 | ATD Characteristics | 673 |
| | A.2.1 ATD Operating Characteristics | 673 |
| | A.2.2 Factors Influencing Accuracy | 673 |
| | A.2.3 ATD Accuracy | 675 |
| A.3 | NVM, Flash | 679 |
| | A.3.1 Timing Parameters | 679 |
| | A.3.2 NVM Reliability Parameters | 683 |
| A.4 | Voltage Regulator | 685 |
| A.5 | Output Loads | 686 |
| | A.5.1 Resistive Loads | 686 |
| | A.5.2 Capacitive Loads | 686 |
| | A.5.3 Chip Power-up and Voltage Drops | 686 |
| A.6 | Reset, Oscillator and PLL | 688 |
| | A.6.1 Startup | 688 |
| | A.6.2 Oscillator | 690 |
| | A.6.3 Phase Locked Loop | 691 |
| A.7 | MSCAN | 693 |
| A.8 | SPI Timing | 694 |
| | A.8.1 Master Mode | 694 |
| | A.8.2 Slave Mode | 696 |

Appendix B Package Information

| | | |
|-----|--|-----|
| B.1 | 112-pin LQFP Mechanical Dimensions | 699 |
| B.2 | 80-Pin QFP Mechanical Dimensions | 702 |
| B.3 | 64-Pin LQFP Mechanical Dimensions | 705 |

Appendix C PCB Layout Guidelines

| | | |
|-----|---|-----|
| C.1 | General | 708 |
| | C.1.1 112-Pin LQFP Recommended PCB Layout | 709 |

| | | |
|-------|--|-----|
| C.1.2 | 80-Pin QFP Recommended PCB Layout | 710 |
| C.1.3 | 64-Pin LQFP Recommended PCB Layout | 711 |

Appendix D
Derivative Differences

| | | |
|-----|---|-----|
| D.1 | Memory Sizes and Package Options S12XS family | 712 |
|-----|---|-----|

Appendix E
Detailed Register Address Map

| | | |
|-----|-----------------------------|-----|
| E.1 | Detailed Register Map | 713 |
|-----|-----------------------------|-----|

Appendix F
Ordering Information

| | | |
|-----|----------------------------|-----|
| F.1 | Ordering Information | 735 |
|-----|----------------------------|-----|

Chapter 1

Device Overview S12XS Family

1.1 Introduction

The new S12XS family of 16-bit micro controllers is a compatible, reduced version of the S12XE family. These families provide an easy approach to develop common platforms from low-end to high-end applications, minimizing the redesign of software and hardware.

Targeted at generic automotive applications and CAN nodes, some typical examples of these applications are: Body Controllers, Occupant Detection, Door Modules, RKE Receivers, Smart Actuators, Lighting Modules and Smart Junction Boxes amongst many others.

The S12XS family retains many of the features of the S12XE family including Error Correction Code (ECC) on Flash memory, a separate Data-Flash Module for code or data storage, a Frequency Modulated Locked Loop (IPLL) that improves the EMC performance and a fast ATD converter.

S12XS family delivers 32-bit performance with all the advantages and efficiencies of a 16-bit MCU while retaining the low cost, power consumption, EMC and code-size efficiency advantages currently enjoyed by users of Freescale's existing 16-bit S12 and S12X MCU families. Like members of other S12X families, the S12XS family runs 16-bit wide accesses without wait states for all peripherals and memories.

The S12XS family is available in 112-pin LQFP, 80-pin QFP, 64-pin LQFP package options and maintains a high level of pin compatibility with the S12XE family. In addition to the I/O ports available in each module, up to 18 further I/O ports are available with interrupt capability allowing Wake-Up from stop or wait modes.

The peripheral set includes MSCAN, SPI, two SCIs, an 8-channel 24-bit periodic interrupt timer, 8-channel 16-bit Timer, 8-channel PWM and up to 16- channel 12-bit ATD converter.

Software controlled peripheral-to-port routing enables access to a flexible mix of the peripheral modules in the lower pin count package options.

1.1.1 Features

Features of the S12XS Family are listed here. Please see [Table D-1](#) for memory options and [Table D-2](#) for the peripheral features that are available on the different family members.

- 16-bit CPU12X
 - Upward compatible with S12 instruction set with the exception of five Fuzzy instructions (MEM, WAV, WAVR, REV, REVW) which have been removed
 - Enhanced indexed addressing
 - Access to large data segments independent of PPAGE

- INT (interrupt module)
 - Seven levels of nested interrupts
 - Flexible assignment of interrupt sources to each interrupt level.
 - External non-maskable high priority interrupt (XIRQ)
 - The following inputs can act as Wake-up Interrupts
 - IRQ and non-maskable XIRQ
 - CAN receive pins
 - SCI receive pins
 - Depending on the package option up to 20 pins on ports J, H and P configurable as rising or falling edge sensitive
- MMC (module mapping control)
- DBG (debug module)
 - Monitoring of CPU bus with tag-type or force-type breakpoint requests
 - 64 x 64-bit circular trace buffer captures change-of-flow or memory access information
- BDM (background debug mode)
- OSC_LCP (oscillator)
 - Low power loop control Pierce oscillator utilizing a 4MHz to 16MHz crystal
 - Good noise immunity
 - Full-swing Pierce option utilizing a 2MHz to 40MHz crystal
 - Transconductance sized for optimum start-up margin for typical crystals
- IPLL (Internally filtered, frequency modulated phase-locked-loop clock generation)
 - No external components required
 - Configurable option to spread spectrum for reduced EMC radiation (frequency modulation)
- CRG (clock and reset generation)
 - COP watchdog
 - Real time interrupt
 - Clock monitor
 - Fast wake up from STOP in self clock mode
- Memory Options
 - 64, 128 and 256 Kbyte Flash
 - Flash General Features
 - 64 data bits plus 8 syndrome ECC (Error Correction Code) bits allow single bit failure correction and double fault detection
 - Erase sector size 1024 bytes
 - Automated program and erase algorithm
 - Protection scheme to prevent accidental program or erase
 - Security option to prevent unauthorized access
 - Sense-amp margin level setting for reads
 - 4 and 8 Kbyte Data Flash space

- 16 data bits plus 6 syndrome ECC (Error Correction Code) bits allow single bit failure correction and double fault detection
 - Erase sector size 256 bytes
 - Automated program and erase algorithm
- 4, 8 and 12 Kbyte RAM
- 16-channel, 12-bit Analog-to-Digital converter
 - 8/10/12 Bit resolution
 - 3 μ s, 10-bit single conversion time
 - Left or right justified result data
 - External and internal conversion trigger capability
 - Internal oscillator for conversion in Stop modes
 - Wake from low power modes on analog comparison > or <= match
 - Continuous conversion mode
 - Multiplexer for 16 analog input channels
 - Multiple channel scans
 - Pins can also be used as digital I/O
- MSCAN (1 M bit per second, CAN 2.0 A, B software compatible module)
 - 1 Mbit per second, CAN 2.0 A, B software compatible module
 - Standard and extended data frames
 - 0 - 8 bytes data length
 - Programmable bit rate up to 1 Mbps
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization
 - Flexible identifier acceptance filter programmable as:
 - 2 x 32-bit
 - 4 x 16-bit
 - 8 x 8-bit
 - Wake-up with integrated low pass filter option
 - Loop back for self test
 - Listen-only mode to monitor CAN bus
 - Bus-off recovery by software intervention or automatically
 - 16-bit time stamp of transmitted/received messages
- TIM (standard timer module)
 - 8 x 16-bit channels for input capture or output compare
 - 16-bit free-running counter with 8-bit precision prescaler
 - 1 x 16-bit pulse accumulator
- PIT (periodic interrupt timer)
 - Up to four timers with independent time-out periods
 - Time-out periods selectable between 1 and 2²⁴ bus clock cycles

- Time-out interrupt and peripheral triggers
- Start of timers can be aligned
- Up to 8 channel x 8-bit or 4 channel x 16-bit Pulse Width Modulator
 - Programmable period and duty cycle per channel
 - Center- or left-aligned outputs
 - Programmable clock select logic with a wide range of frequencies
- Serial Peripheral Interface Module (SPI)
 - Configurable for 8 or 16-bit data size
 - Full-duplex or single-wire bidirectional
 - Double-buffered transmit and receive
 - Master or Slave mode
 - MSB-first or LSB-first shifting
 - Serial clock phase and polarity options
- Two Serial Communication Interfaces (SCI)
 - Full-duplex or single wire operation
 - Standard mark/space non-return-to-zero (NRZ) format
 - Selectable IrDA 1.4 return-to-zero-inverted (RZI) format with programmable pulse widths
 - 13-bit baud rate selection
 - Programmable character length
 - Programmable polarity for transmitter and receiver
 - Receive wakeup on active edge
 - Break detect and transmit collision detect supporting LIN
- On-Chip Voltage Regulator
 - Two parallel, linear voltage regulators with bandgap reference
 - Low-voltage detect (LVD) with low-voltage interrupt (LVI)
 - Power-on reset (POR) circuit
 - Low-voltage reset (LVR)
- Low-power wake-up timer (API)
 - Internal oscillator driving a down counter
 - Trimmable to +/-5% accuracy
 - Time-out periods range from 0.2ms to ~13s with a 0.2ms resolution
- Input/Output
 - Up to 91 general-purpose input/output (I/O) pins depending on the package option and 2 input-only pins
 - Hysteresis and configurable pull up/pull down device on all input pins
 - Configurable drive strength on all output pins
- Package Options
 - 112-pin low-profile quad flat-pack (LQFP)
 - 80-pin quad flat-pack (QFP)

- 64-pin low-profile quad flat-pack (LQFP)
- Operating Conditions
 - Wide single Supply Voltage range 3.135 V to 5.5 V at full performance
 - Separate supply for internal voltage regulator and I/O allow optimized EMC filtering
 - 40MHz maximum CPU bus frequency
 - Ambient temperature range -40°C to 125°C
 - Temperature Options:
 - -40°C to 85°C
 - -40°C to 105°C
 - -40°C to 125°C

1.1.2 Modes of Operation

Operating modes:

- Normal single-chip mode
- Special single-chip mode with active background debug mode

NOTE

This chip family does not support external bus modes.

Low-power modes:

- System stop modes
 - Pseudo stop mode
 - Full stop mode with fast wake-up option
- System wait mode

1.1.3 Block Diagram

Figure 1-1 shows a block diagram of the S12XS Family devices




Figure 1-1. S12XS Family Block Diagram

1.1.4 Device Memory Map

Table 1-1 shows the device register memory map.

Table 1-1. Device Register Memory Map

| Address | Module | Size (Bytes) |
|---------------|--|--------------|
| 0x0000–0x0009 | PIM (port integration module) | 10 |
| 0x000A–0x000B | MMC (memory map control) | 2 |
| 0x000C–0x000D | PIM (port integration module) | 2 |
| 0x000E–0x000F | Reserved | 2 |
| 0x0010–0x0017 | MMC (memory map control) | 8 |
| 0x0018–0x0019 | Reserved | 2 |
| 0x001A–0x001B | Device ID register | 2 |
| 0x001C–0x001F | PIM (port integration module) | 4 |
| 0x0020–0x002F | DBG (debug module) | 16 |
| 0x0030–0x0031 | Reserved | 2 |
| 0x0032–0x0033 | PIM (port integration module) | 2 |
| 0x0034–0x003F | ECRG (clock and reset generator) | 12 |
| 0x0040–0x006F | TIM (timer module) | 48 |
| 0x0070–0x00C7 | Reserved | 88 |
| 0x00C8–0x00CF | SCI0 (serial communications interface) | 8 |
| 0x00D0–0x00D7 | SCI1 (serial communications interface) | 8 |
| 0x00D8–0x00DF | SPI0 (serial peripheral interface) | 8 |
| 0x00E0–0x00FF | Reserved | 32 |
| 0x0100–0x0113 | FTMR control registers | 20 |
| 0x0114–0x011F | Reserved | 12 |
| 0x0120–0x012F | INT (interrupt module) | 16 |
| 0x0130–0x013F | Reserved | 16 |
| 0x0140–0x017F | CAN0 | 64 |
| 0x0180–0x023F | Reserved | 192 |
| 0x0240–0x027F | PIM (port integration module) | 64 |
| 0x0280–0x02BF | Reserved | 64 |
| 0x02C0–0x02EF | ATD0 (analog-to-digital converter 12 bit 16-channel) | 48 |
| 0x02F0–0x02F7 | Voltage regulator | 8 |
| 0x02F8–0x02FF | Reserved | 8 |
| 0x0300–0x0327 | PWM (pulse-width modulator 8 channels) | 40 |
| 0x0328–0x033F | Reserved | 24 |
| 0x0340–0x0367 | PIT (periodic interrupt timer) | 40 |