



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



8-Bit

SAA-XC866

8-Bit Single-Chip Microcontroller

Data Sheet

V1.5 2010-09

Microcontrollers

Edition 2010-09

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2010 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

8-Bit

SAA-XC866

8-Bit Single-Chip Microcontroller

Data Sheet

V1.5 2010-09

SAA-XC866 Data Sheet

Revision History: 2010-09

V1.5

Previous Version: V1.4 2010-08

Page	Subjects (major changes since last revision)
------	--

Changes from V1.4 2010-08 to V1.5 2010-09

All	3.3 V device variant is added to the data sheet. Parameters specific to the variant are also added.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Table of Contents		Page
1	Summary of Features	4
2	General Device Information	7
2.1	Block Diagram	7
2.2	Logic Symbol	8
2.3	Pin Configuration	9
2.4	Pin Definitions and Functions	10
3	Functional Description	15
3.1	Processor Architecture	15
3.2	Memory Organization	16
3.2.1	Memory Protection Strategy	19
3.2.2	Special Function Register	21
3.2.2.1	Address Extension by Mapping	21
3.2.2.2	Address Extension by Paging	23
3.2.3	Bit Protection Scheme	27
3.2.4	SAA-XC866 Register Overview	28
3.3	Flash Memory	40
3.3.1	Flash Bank Sectorization	42
3.3.2	Flash Programming Width	43
3.4	Interrupt System	44
3.4.1	Interrupt Source	44
3.4.2	Interrupt Source and Vector	49
3.4.3	Interrupt Priority	51
3.5	Parallel Ports	52
3.6	Power Supply System with Embedded Voltage Regulator	55
3.7	Reset Control	56
3.7.1	Module Reset Behavior	58
3.7.2	Bootling Scheme	58
3.8	Clock Generation Unit	59
3.8.1	Recommended External Oscillator Circuits	61
3.8.2	Clock Management	63
3.9	Power Saving Modes	65
3.10	Watchdog Timer	66
3.11	Universal Asynchronous Receiver/Transmitter	69
3.11.1	Baud-Rate Generator	70
3.11.2	Baud Rate Generation using Timer 1	73
3.12	Normal Divider Mode (8-bit Auto-reload Timer)	73
3.13	LIN Protocol	74
3.13.1	LIN Header Transmission	74
3.14	High-Speed Synchronous Serial Interface	76
3.15	Timer 0 and Timer 1	78
3.16	Timer 2	79

3.17	Capture/Compare Unit 6	80
3.18	Analog-to-Digital Converter	82
3.18.1	ADC Clocking Scheme	83
3.18.2	ADC Conversion Sequence	84
3.19	On-Chip Debug Support	85
3.19.1	JTAG ID Register	86
3.20	Identification Register	87
4	Electrical Parameters	88
4.1	General Parameters	88
4.1.1	Parameter Interpretation	88
4.1.2	Absolute Maximum Rating	89
4.1.3	Operating Conditions	90
4.2	DC Parameters	91
4.2.1	Input/Output Characteristics	91
4.2.2	Supply Threshold Characteristics	95
4.2.3	ADC Characteristics	96
4.2.3.1	ADC Conversion Timing	98
4.2.4	Power Supply Current	99
4.3	AC Parameters	101
4.3.1	Testing Waveforms	101
4.3.2	Output Rise/Fall Times	102
4.3.3	Power-on Reset and PLL Timing	103
4.3.4	On-Chip Oscillator Characteristics	104
4.3.5	JTAG Timing	105
4.3.6	SSC Master Mode Timing	107
5	Package and Reliability	108
5.1	Package Parameters (PG-TSSOP-38)	108
5.2	Package Outline	109
5.3	Quality Declaration	110

1 Summary of Features

- High-performance XC800 Core
 - compatible with standard 8051 processor
 - two clocks per machine cycle architecture (for memory access without wait state)
 - two data pointers
- On-chip memory
 - 8 Kbytes of Boot ROM
 - 256 bytes of RAM
 - 512 bytes of XRAM
 - 4/8/16 Kbytes of Flash; or
8/16 Kbytes of ROM, with additional 4 Kbytes of Flash
(includes memory protection strategy)
- I/O port supply at 3.3 V/5.0 V and core logic supply at 2.5 V (generated by embedded voltage regulator)

(further features are on next page)




Figure 1 SAA-XC866 Functional Units

Summary of Features

Features (continued):

- Reset generation
 - Power-On reset
 - Hardware reset
 - Brownout reset for core logic supply
 - Watchdog timer reset
 - Power-Down Wake-up reset
- On-chip OSC and PLL for clock generation
 - PLL loss-of-lock detection
- Power saving modes
 - slow-down mode
 - idle mode
 - power-down mode with wake-up capability via RXD or EXINT0
 - clock gating control to each peripheral
- Programmable 16-bit Watchdog Timer (WDT)
- Four ports
 - 19 pins as digital I/O
 - 8 pins as digital/analog input
- 8-channel, 10-bit ADC
- Three 16-bit timers
 - Timer 0 and Timer 1 (T0 and T1)
 - Timer 2
- Capture/compare unit for PWM signal generation (CCU6)
- Full-duplex serial interface (UART)
- Synchronous serial channel (SSC)
- On-chip debug support
 - 1 Kbyte of monitor ROM (part of the 8-Kbyte Boot ROM)
 - 64 bytes of monitor RAM
- PG-TSSOP-38 pin package
- Temperature range T_A :
 - SAA (-40 to 140 °C)

Summary of Features
SAA-XC866 Variant Devices

The SAA-XC866 product family features devices with different configurations and program memory sizes, offering cost-effective solution for different application requirements.

The list of SAA-XC866 devices and their differences are summarized in [Table 1](#).

Table 1 Device Summary

Device Type	Device Name	Power Supply (V)	P-Flash Size (Kbytes)	D-Flash Size (Kbytes)	ROM Size (Kbytes)	LIN BSL Support
Flash ¹⁾	SAA-XC866L-4FRA	5.0	12	4	–	Yes
	SAA-XC866-4FRA	5.0	12	4	–	No
	SAA-XC866L-2FRA	5.0	4	4	–	Yes
	SAA-XC866-2FRA	5.0	4	4	–	No
	SAA-XC866L-1FRA	5.0	–	4	–	Yes
	SAA-XC866-1FRA	5.0	–	4	–	No
	SAA-XC866L-4FRA	3.3	12	4	–	Yes
ROM	SAA-XC866L-4RRA	5.0	–	4	16	Yes
	SAA-XC866-4RRA	5.0	–	4	16	No
	SAA-XC866L-2RRA	5.0	–	4	8	Yes
	SAA-XC866-2RRA	5.0	–	4	8	No

¹⁾ The flash memory (P-Flash and D-Flash) can be used for code or data.

Ordering Information

The ordering code for Infineon Technologies microcontrollers provides an exact reference to the required product. This ordering code identifies:

- The derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery

For the available ordering codes for the SAA-XC866, please refer to your responsible sales representative or your local distributor.

As this document refers to all the derivatives, some descriptions may not apply to a specific product. For simplicity all versions are referred to by the term SAA-XC866 throughout this document.

2 General Device Information

2.1 Block Diagram




Figure 2 SAA-XC866 Block Diagram

2.2 Logic Symbol




Figure 3 SAA-XC866 Logic Symbol

2.3 Pin Configuration




Figure 4 SAA-XC866 Pin Configuration, PG-TSSOP-38 Package (top view)

2.4 Pin Definitions and Functions

Table 2 Pin Definitions and Functions

Symbol	Pin Number	Type	Reset State	Function
P0		I/O		Port 0 Port 0 is a 6-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, and the SSC.
P0.0	12		Hi-Z	TCK_0 JTAG Clock Input T12HR_1 CCU6 Timer 12 Hardware Run Input CC61_1 Input/Output of Capture/Compare channel 1
P0.1	14		Hi-Z	CLKOUT Clock Output RXDO_1 UART Transmit Data Output TDI_0 JTAG Serial Data Input T13HR_1 CCU6 Timer 13 Hardware Run Input RXD_1 UART Receive Data Input COU61_1 Output of Capture/Compare channel 1
P0.2	13		PU	EXF2_1 Timer 2 External Flag Output CTRAP_2 CCU6 Trap Input TDO_0 JTAG Serial Data Output TXD_1 UART Transmit Data Output/ Clock Output
P0.3	2		Hi-Z	SCK_1 SSC Clock Input/Output COU63_1 Output of Capture/Compare channel 3
P0.4	3		Hi-Z	MTSR_1 SSC Master Transmit Output/ Slave Receive Input CC62_1 Input/Output of Capture/Compare channel 2
P0.5	4		Hi-Z	MRST_1 SSC Master Receive Input/ Slave Transmit Output EXINT0_0 External Interrupt Input 0 COU62_1 Output of Capture/Compare channel 2

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Type	Reset State	Function
P1		I/O		Port 1 Port 1 is a 5-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, and the SSC.
P1.0	27		PU	RXD_0 UART Receive Data Input T2EX Timer 2 External Trigger Input
P1.1	28		PU	EXINT3 External Interrupt Input 3 TDO_1 JTAG Serial Data Output TXD_0 UART Transmit Data Output/ Clock Output
P1.5	29		PU	CCPOS0_1 CCU6 Hall Input 0 EXINT5 External Interrupt Input 5 EXF2_0 Timer 2 External Flag Output RXDO_0 UART Transmit Data Output
P1.6	9		PU	CCPOS1_1 CCU6 Hall Input 1 T12HR_0 CCU6 Timer 12 Hardware Run Input
P1.7	10		PU	EXINT6 External Interrupt Input 6 CCPOS2_1 CCU6 Hall Input 2 T13HR_0 CCU6 Timer 13 Hardware Run Input
				P1.5 and P1.6 can be used as a software chip select output for the SSC.

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Type	Reset State	Function
P2		I		Port 2 Port 2 is an 8-bit general purpose input-only port. It can be used as alternate functions for the digital inputs of the JTAG and CCU6. It is also used as the analog inputs for the ADC.
P2.0	15		Hi-Z	CCPOS0_0 CCU6 Hall Input 0 EXINT1 External Interrupt Input 1 T12HR_2 CCU6 Timer 12 Hardware Run Input TCK_1 JTAG Clock Input CC61_3 Input of Capture/Compare channel 1 AN0 Analog Input 0
P2.1	16		Hi-Z	CCPOS1_0 CCU6 Hall Input 1 EXINT2 External Interrupt Input 2 T13HR_2 CCU6 Timer 13 Hardware Run Input TDI_1 JTAG Serial Data Input CC62_3 Input of Capture/Compare channel 2 AN1 Analog Input 1
P2.2	17		Hi-Z	CCPOS2_0 CCU6 Hall Input 2 CTRAP_1 CCU6 Trap Input CC60_3 Input of Capture/Compare channel 0 AN2 Analog Input 2
P2.3	20		Hi-Z	AN3 Analog Input 3
P2.4	21		Hi-Z	AN4 Analog Input 4
P2.5	22		Hi-Z	AN5 Analog Input 5
P2.6	23		Hi-Z	AN6 Analog Input 6
P2.7	26		Hi-Z	AN7 Analog Input 7

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Type	Reset State	Function
P3		I		Port 3 Port 3 is a bidirectional general purpose I/O port. It can be used as alternate functions for the CCU6.
P3.0	32		Hi-Z	CCPOS1_2 CCU6 Hall Input 1 CC60_0 Input/Output of Capture/Compare channel 0
P3.1	33		Hi-Z	CCPOS0_2 CCU6 Hall Input 0 CC61_2 Input/Output of Capture/Compare channel 1 COUT60_0 Output of Capture/Compare channel 0
P3.2	34		Hi-Z	CCPOS2_2 CCU6 Hall Input 2 CC61_0 Input/Output of Capture/Compare channel 1
P3.3	35		Hi-Z	COUT61_0 Output of Capture/Compare channel 1
P3.4	36		Hi-Z	CC62_0 Input/Output of Capture/Compare channel 2
P3.5	37		Hi-Z	COUT62_0 Output of Capture/Compare channel 2
P3.6	30		PD	<u>CTRAP_0</u> CCU6 Trap Input
P3.7	31		Hi-Z	EXINT4 External Interrupt Input 4 COUT63_0 Output of Capture/Compare channel 3

General Device Information
Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Type	Reset State	Function
V_{DDP}	18	–	–	I/O Port Supply (3.3 V/5.0 V) Also used by EVR and analog modules.
V_{SSP}	19	–	–	I/O Port Ground
V_{DDC}	8	–	–	Core Supply Monitor (2.5 V)
V_{SSC}	7	–	–	Core Supply Ground
V_{AREF}	25	–	–	ADC Reference Voltage
V_{AGND}	24	–	–	ADC Reference Ground
XTAL1	6	I	Hi-Z	External Oscillator Input (NC if not needed)
XTAL2	5	O	Hi-Z	External Oscillator Output (NC if not needed)
TMS	11	I	PD	Test Mode Select
RESET	38	I	PU	Reset Input
MBC¹⁾	1	I	PU	Monitor & BootStrap Loader Control

¹⁾ An external pull-up device in the range of 4.7 k Ω to 100 k Ω is required to enter user mode. Alternatively MBC can be tied to high if alternate functions (for debugging) of the pin are not utilized.

3 Functional Description

3.1 Processor Architecture

The SAA-XC866 is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the SAA-XC866 CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. Access to the Flash memory, however, requires an additional wait state (one machine cycle). The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The SAA-XC866 CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and SFRs. **Figure 5** shows the CPU functional blocks.




Figure 5 CPU Block Diagram

3.2 Memory Organization

The SAA-XC866 CPU operates in the following five address spaces:

- 8 Kbytes of Boot ROM program memory
- 256 bytes of internal RAM data memory
- 512 bytes of XRAM memory
- a 128-byte Special Function Register area
- 4/8/16 Kbytes of Flash program memory (Flash devices); or
8/16 Kbytes of ROM program memory, with additional 4 Kbytes of Flash (ROM devices)

Functional Description

Figure 6 illustrates the memory address spaces of the SAA-XC866-4FR devices.




Figure 6 Memory Map of SAA-XC866 Flash Devices

Functional Description

Figure 7 illustrates the memory address spaces of the SAA-XC866-4RR device.




Figure 7 Memory Map of SAA-XC866 ROM Devices

3.2.1 Memory Protection Strategy

The SAA-XC866 memory protection strategy includes:

- Read-out protection: The Flash Memory can be enabled for read-out protection and ROM memory is always protected.
- Program and erase protection: The Flash memory in all devices can be enabled for program and erase protection.

Flash memory protection is available in two modes:

- Mode 0: Only the P-Flash is protected; the D-Flash is unprotected
- Mode 1: Both the P-Flash and D-Flash are protected

The selection of each protection mode and the restrictions imposed are summarized in [Table 3](#).

Table 3 Flash Protection Modes

Mode	0	1
Activation	Program a valid password via BSL mode 6	
Selection	MSB of password = 0	MSB of password = 1
P-Flash contents can be read by	Read instructions in the P-Flash	Read instructions in the P-Flash or D-Flash
P-Flash program and erase	Not possible	Not possible
D-Flash contents can be read by	Read instructions in any program memory	Read instructions in the P-Flash or D-Flash
D-Flash program	Possible	Not possible
D-Flash erase	Possible, on the condition that bit DFLASHEN in register MISC_CON is set to 1 prior to each erase operation	Not possible

BSL mode 6, which is used for enabling Flash protection, can also be used for disabling Flash protection. Here, the programmed password must be provided by the user. A password match triggers an automatic erase of the read-protected Flash contents, see [Table 4](#) and [Table 5](#), and the programmed password is erased. The Flash protection is then disabled upon the next reset.

For XC866-2FR and XC866-4FR devices:

The selection of protection type is summarized in [Table 4](#).

Functional Description
Table 4 Flash Protection Type for XC866-2FR and XC866-4FR devices

PASSWORD	Type of Protection	Flash Banks to Erase when Unprotected
1XXXXXXXX _B	Flash Protection Mode 1	All Banks
0XXXXXXXX _B	Flash Protection Mode 0	P-Flash Bank

For XC866-1FR device and ROM devices:

The selection of protection type is summarized in [Table 5](#).

Table 5 Flash Protection Type for XC866-1FR device and ROM devices

PASSWORD	Type of Protection (Applicable to the whole Flash)	Sectors to Erase when Unprotected	Comments
1XXXXXXXX _B	Read/Program/Erase	All Sectors	Compatible to Protection mode 1
00001XXX _B	Erase	Sector 0	
00010XXX _B	Erase	Sector 0 and 1	
00011XXX _B	Erase	Sector 0 to 2	
00100XXX _B	Erase	Sector 0 to 3	
00101XXX _B	Erase	Sector 0 to 4	
00110XXX _B	Erase	Sector 0 to 5	
00111XXX _B	Erase	Sector 0 to 6	
01000XXX _B	Erase	Sector 0 to 7	
01001XXX _B	Erase	Sector 0 to 8	
01010XXX _B	Erase	All Sectors	
Others	Erase	None	

Although no protection scheme can be considered infallible, the SAA-XC866 memory protection strategy provides a very high level of protection for a general purpose microcontroller.

3.2.2 Special Function Register

The Special Function Registers (SFRs) occupy direct internal data memory space in the range 80_H to FF_H. All registers, except the program counter, reside in the SFR area. The SFRs include pointers and registers that provide an interface between the CPU and the on-chip peripherals. As the 128-SFR range is less than the total number of registers required, address extension mechanisms are required to increase the number of addressable SFRs. The address extension mechanisms include:

- Mapping
- Paging

3.2.2.1 Address Extension by Mapping

Address extension is performed at the system level by mapping. The SFR area is extended into two portions: the standard (non-mapped) SFR area and the mapped SFR area. Each portion supports the same address range 80_H to FF_H, bringing the number of addressable SFRs to 256. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit RMAP in the system control register SYSCON0 at address 8F_H. To access SFRs in the mapped area, bit RMAP in SFR SYSCON0 must be set. Alternatively, the SFRs in the standard area can be accessed by clearing bit RMAP. The SFR area can be selected as shown in [Figure 8](#).

SYSCON0

System Control Register 0

Reset Value: 00_H

7	6	5	4	3	2	1	0
0					1	0	RMAP
r					rw	r	rw

Field	Bits	Type	Description
RMAP	0	rw	Special Function Register Map Control 0 The access to the standard SFR area is enabled. 1 The access to the mapped SFR area is enabled.
1	2	rw	Reserved Returns the last value if read; should be written with 1.
0	1,[7:3]	r	Reserved Returns 0 if read; should be written with 0.

Functional Description

Note: The RMAP bit must be cleared/set by ANL or ORL instructions. The rest bits of SYSCON0 should not be modified.

As long as bit RMAP is set, the mapped SFR area can be accessed. This bit is not cleared automatically by hardware. Thus, before standard/mapped registers are accessed, bit RMAP must be cleared/set, respectively, by software.




Figure 8 Address Extension by Mapping