imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



INTERGRATED CIRCUITS



Product specification Supersedes data of 1997 Jan 06 2002 Oct 11



SAA7120H; SAA7121H

CONTENTS

1

2

3

4

5

6

7

7.1

7.2

7.3

7.4

7.5 7.6

7.7

7.8

7.9

8

8.1

8.2

9

9.1

10

11

12

- **FEATURES** GENERAL DESCRIPTION **ORDERING INFORMATION** QUICK REFERENCE DATA **BLOCK DIAGRAM** PINNING FUNCTIONAL DESCRIPTION Data manager Encoder Output interface/DACs Synchronization I²C-bus interface Input levels and formats Bit allocation map I²C-bus format Slave receiver 7.10 Slave transmitter **CHARACTERISTICS** Explanation of RTCI data bits Teletext timing **APPLICATION INFORMATION** Analog output voltages PACKAGE OUTLINE SOLDERING 11.1 Introduction to soldering surface mount packages 11.2 **Reflow soldering** Wave soldering 11.3 11.4 Manual soldering 11.5 Suitability of surface mount IC packages for wave and reflow soldering methods DATA SHEET STATUS
- 13 DEFINITIONS
- 14 DISCLAIMERS
- PURCHASE OF PHILIPS I²C COMPONENTS 15

SAA7120H; SAA7121H

1 FEATURES

- Monolithic CMOS 3.3 V device
- Digital PAL/NTSC encoder
- System pixel frequency 13.5 MHz
- Accepts MPEG decoded data on 8-bit wide input port; input data format C_B-Y-C_R (CCIR 656)
- Three Digital-to-Analog Converters (DACs) for Y, C and CVBS two times oversampled with 10-bit resolution
- Real-time control of subcarrier
- Cross-colour reduction filter
- Closed captioning encoding and World Standard Teletext (WST) and North-American Broadcast Text System (NABTS) teletext encoding including sequencer and filter
- Line 23 Wide Screen Signalling (WSS) encoding
- Fast I²C-bus control port (400 kHz)
- Encoder can be master or slave
- Programmable horizontal and vertical input synchronization phase
- Programmable horizontal sync output phase
- Internal Colour Bar Generator (CBG)
- 2 × 2 bytes in lines 20 (NTSC) for copy guard management system can be loaded via I²C-bus
- Down mode of DACs



- Controlled rise/fall times of synchronization and blanking output signals
- Macrovision^{™(1)} Pay-per-View copy protection system rev. 7.01 and rev. 6.1 as option; this applies to SAA7120H only. The device is protected by USA patent numbers 4631603, 4577216 and 4819098 and other intellectual property rights. Use of the Macrovision anti-copy process in the device is licensed for non-commercial home use only. Reverse engineering or disassembly is prohibited. Please contact your nearest Philips Semiconductors sales office for more information
- QFP44 package.

2 GENERAL DESCRIPTION

The SAA7120H; SAA7121H encodes digital YUV video data to an NTSC or PAL CVBS or S-video signal.

The circuit accepts CCIR compatible YUV data with 720 active pixels per line in 4 : 2 : 2 multiplexed formats, for example MPEG decoded data. It includes a sync/clock generator and on-chip DACs.

(1) MacrovisionTM is a trademark of the Macrovision Corporation.

3 ORDERING INFORMATION

		PACKAGE	
ITPE NOMBER	NAME	DESCRIPTION	VERSION
SAA7120H	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm);	SOT307-2
SAA7121H		body $10 \times 10 \times 1.75$ mm	

SAA7120H; SAA7121H

4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DDA}	analog supply voltage	3.1	3.3	3.5	V
V _{DDD}	digital supply voltage	3.0	3.3	3.6	V
I _{DDA}	analog supply current	-	55	62	mA
I _{DDD}	digital supply current	_	32	45	mA
Vi	input signal voltage levels	TTL compatible			
V _{o(p-p)}	analog output signal voltages Y, C and CVBS without load (peak-to-peak value)	_	1.35	_	V
RL	load resistance	75	-	300	Ω
LE _{lf(i)}	low frequency integral linearity error	_	-	±3	LSB
LE _{lf(d)}	low frequency differential linearity error	-	-	±1	LSB
T _{amb}	ambient temperature	0	-	70	°C

5 BLOCK DIAGRAM



SAA7120H; SAA7121H

6 PINNING

SYMBOL	PIN	TYPE	DESCRIPTION
RES	1	_	reserved
SP	2	I	test pin; connected to digital ground for normal operation
AP	3	I	test pin; connected to digital ground for normal operation
LLC	4	I	line-locked clock; this is the 27 MHz master clock for the encoder
V _{SSD1}	5	supply	digital ground 1
V _{DDD1}	6	supply	digital supply voltage 1
RCV1	7	I/O	raster control 1 for video port; this pin receives/provides a VS/FS/FSEQ signal
RCV2	8	I/O	raster control 2 for video port; this pin provides an HS pulse of programmable length or receives an HS pulse
MP7	9	I	MPEG ports; inputs for "CCIR 656" style multiplexed C _B -Y-C _R data
MP6	10	I	
MP5	11	I	
MP4	12	I	
MP3	13	I	
MP2	14	I	
MP1	15	I	
MP0	16	I	
V _{DDD2}	17	supply	digital supply voltage 2
V _{SSD2}	18	supply	digital ground 2
RTCI	19	I	real-time control input; if the LLC clock is provided by an SAA7111 or SAA7151B, RTCI should be connected to the RTCO pin of the respective decoder to improve the signal quality
RES	20	_	reserved
SA	21	I	the I ² C-bus slave address select input pin; LOW: slave address = 88H, HIGH = 8CH
RES	22	_	reserved
RES	23	_	reserved
С	24	0	analog output of the chrominance signal
V _{DDA1}	25	supply	analog supply voltage 1 for the C DAC
RES	26	-	reserved
Y	27	0	analog output of VBS signal
V _{DDA2}	28	supply	analog supply voltage 2 for the Y DAC
RES	29	—	reserved
CVBS	30	0	analog output of the CVBS signal
V _{DDA3}	31	supply	analog supply voltage 3 for the CVBS DAC
V _{SSA1}	32	supply	analog ground 1 for the DACs
V _{SSA2}	33	supply	analog ground 2 for the oscillator and reference voltage
XTALO	34	0	crystal oscillator output
XTALI	35	Ι	crystal oscillator input; if the oscillator is not used, this pin should be connected to ground
V _{DDA4}	36	supply	analog supply voltage 4 for the oscillator and reference voltage

SAA7120H; SAA7121H

SYMBOL	PIN	TYPE	DESCRIPTION
XCLK	37	0	clock output of the crystal oscillator
V _{SSD3}	38	supply	digital ground 3
V _{DDD3}	39	supply	digital supply voltage 3
RESET	40	I	Reset input, active LOW. After reset is applied, all digital I/Os are in input mode. The I ² C-bus receiver waits for the START condition.
SCL	41	I	I ² C-bus serial clock input
SDA	42	I/O	I ² C-bus serial data input/output
TTXRQ	43	0	teletext request output, indicating when bit stream is valid
TTX	44	I	teletext bit stream input



7 FUNCTIONAL DESCRIPTION

The digital video encoder encodes digital luminance and colour difference signals into analog CVBS and simultaneously S-video signals. NTSC-M, PAL-B/G and sub-standards are supported. Both interlaced and non-interlaced operation is possible for all standards.

The basic encoder function consists of subcarrier generation, colour modulation and insertion of synchronization signals. Luminance and chrominance signals are filtered in accordance with the standard requirements of *"RS-170-A"* and *"CCIR 624"*.

For ease of analog post filtering the signals are twice oversampled with respect to the pixel clock before digital-to-analog conversion.

The total filter transfer characteristics are illustrated in Figs 3 to 6. The DACs for Y, C and CVBS are realized with full 10-bit resolution.

The 8-bit multiplexed C_B -Y- C_R formats are *"CCIR 656"* (D1 format) compatible, but the SAV and EAV codes can be decoded optionally, when the device is operated in slave mode.

It is also possible to connect a Philips digital video decoder (SAA7111 or SAA7151B) to this encoder. By connecting pin RTCI to pin RTCO of a decoder, information about the actual subcarrier, PAL-ID and (with SAA7111 and newer types) definite subcarrier phase can be inserted.

The digital video encoder synthesizes all necessary internal signals, colour subcarrier frequency and synchronization signals from that clock.

Wide screen signalling data can be loaded via the I²C-bus and is inserted into line 23 for standards using 50 Hz field rate.

The IC also contains closed caption and extended data services encoding (line 21), and supports anti-taping signal generation in accordance with Macrovision.

A number of possibilities are provided for setting different video parameters, such as:

- Black and blanking level control
- Colour subcarrier frequency
- Variable burst amplitude, etc.

During reset (RESET = LOW) and after reset is released, all digital I/O stages are set to input mode. A reset forces the I^2 C-bus interface to abort any running bus transfer and sets register 3A to 03H, register 61 to 06H, registers 6BH and 6EH to 00H and bit TTX60 to 0. No other control registers are influenced by a reset.

SAA7120H; SAA7121H

7.1 Data manager

Real-time arbitration on the data stream to be encoded is performed in the data manager.

A pre-defined colour look-up table located in this block can be read out in a pre-defined sequence (8 steps per active video line), achieving a colour bar test pattern generator without the need for an external data source. The colour bar function is under software control only.

7.2 Encoder

7.2.1 VIDEO PATH

The encoder generates out of Y, U and V baseband signals luminance and colour subcarrier output signals, suitable for use as CVBS or separate Y and C signals.

Luminance is modified in gain and in offset (latter programmable in a certain range to enable different black level set-ups). A blanking level can be set after insertion of a fixed synchronization pulse tip level in accordance with standard composite synchronization schemes. Other manipulations used for the Macrovision anti-taping process such as additional insertion of AGC super-white pulses (programmable in height) are supported by the SAA7120H only.

In order to enable easy analog post filtering, luminance is interpolated from a 13.5 MHz data rate to a 27 MHz data rate, providing luminance in 10-bit resolution. This filter is also used to define smoothed transients for synchronization pulses and blanking period. The transfer characteristics of the luminance interpolation filter are illustrated in Figs 5 and 6.

Chrominance is modified in gain (programmable separately for U and V), standard dependent burst is inserted, before baseband colour signals are interpolated from a 6.75 MHz data rate to a 27 MHz data rate. One of the interpolation stages can be bypassed, thus providing a higher colour bandwidth, which can be made use of for Y and C output. The transfer characteristics of the chrominance interpolation filter are illustrated in Figs 3 and 4.

The amplitude, beginning and ending of the inserted burst, is programmable in a certain range that is suitable for standard signals and for special effects. Behind the succeeding quadrature modulator, colour in a 10-bit resolution is provided on the subcarrier.

The numeric ratio between Y and C outputs is in accordance with the respective standards.

7.2.2 TELETEXT INSERTION AND ENCODING

Pin TTX receives a WST or NABTS teletext bitstream sampled at the LLC clock. At each rising edge of output signal (TTXRQ) a single teletext bit has to be provided after a programmable delay at the input pin.

Phase variant interpolation is achieved on this bitstream in the internal teletext encoder, providing sufficient small phase jitter on the output text lines.

TTXRQ provides a fully programmable request signal to the teletext source, indicating the insertion period of bitstream at lines which are selectable independently for both fields. The internal insertion window for text is set to 360 (PAL-WST), 296 (NTSC-WST) or 288 (NABTS) teletext bits including clock run-in bits. The protocol and timing are illustrated in Fig.10.

7.2.3 CLOSED CAPTION ENCODER

Using this circuit, data in accordance with the specification of closed caption or extended data service, delivered by the control interface, can be encoded (line 21). Two dedicated pairs of bytes (two bytes per field), each pair preceded by run-in clocks and framing code, are possible.

The actual line number where data is to be encoded in, can be modified in a certain range.

The data clock frequency is in accordance with the definition for NTSC-M standard 32 times horizontal line frequency.

Data LOW at the output of the DACs corresponds to 0 IRE, data HIGH at the output of the DACs corresponds to approximately 50 IRE.

It is also possible to encode closed caption data for 50 Hz field frequencies at 32 times the horizontal line frequency.

7.2.4 ANTI-TAPING (SAA7120H ONLY)

For more information contact your nearest Philips Semiconductors sales office.

7.3 Output interface/DACs

In the output interface, encoded Y and C signals are converted from digital-to-analog in a 10-bit resolution. Y and C signals are also combined to a 10-bit CVBS signal.

The CVBS output occurs with the same processing delay as the Y and C outputs. Absolute amplitude at the input of the DAC for CVBS is reduced by $^{15}/_{16}$ with respect to Y and C DACs to make maximum use of conversion ranges.

SAA7120H; SAA7121H

Outputs of the DACs can be set together in two groups, via software control, to a minimum output voltage for either purpose.

7.4 Synchronization

The synchronization of the SAA7120H; SAA7121H is able to operate in two modes; slave mode and master mode.

In the slave mode, the circuit accepts synchronization pulses at the bidirectional RCV1 port. The timing and trigger behaviour related to RCV1 can be influenced by programming the polarity and the on-chip delay of RCV1. Active slope of RCV1 defines the vertical phase and optionally the odd/even and colour frame phase to be initialized, it also can be used to set the horizontal phase.

If the horizontal phase is not to be influenced by RCV1, a horizontal pulse needs to be applied to pin RCV2. Timing and trigger behaviour can also be influenced for the signal at pin RCV2.

If there are missing pulses at RCV1 and/or RCV2, the time base of the IC runs free, thus an arbitrary number of synchronization slopes may miss, but no additional pulses (with the incorrect phase) must occur.

If the vertical and horizontal phase is derived from RCV1, RCV2 can be used for horizontal or composite blanking input or output.

Alternatively, the device can be triggered by auxiliary codes in a *"CCIR 656"* data stream at the MP port.

In the master mode, the time base of the circuit continuously runs free. On the RCV1 port, the device can output:

- A Vertical Sync (VS) signal with 3 or 2.5 lines duration
- · An odd/even signal which is LOW in odd fields
- A Field Sequence (FSEQ) signal which is HIGH in the first of 4 or 8 fields respectively.

On the RCV2 port, the IC can provide a horizontal pulse with programmable start and stop phase; this pulse can be inhibited in the vertical blanking period to build up, for example, a composite blanking signal.

The polarity of both RCV1 and RCV2 is selectable by software control.

The length of a field and the start and end of its active part can be programmed. The active part of a field always starts at the beginning of a line.

SAA7120H; SAA7121H

7.5 I²C-bus interface

The I²C-bus interface is a standard slave transceiver, supporting 7-bit slave addresses and 400 kbits/s guaranteed transfer rate. It uses 8-bit subaddressing with an auto-increment function. All registers are write only, except one readable status byte.

The I²C-bus slave address is defined as 88H with pin 21 (SA) tied LOW and as 8CH with pin 21 (SA) tied HIGH.

7.6 Input levels and formats

The SAA7120H; SAA7121H expects digital Y, C_B and C_R data with levels (digital codes) in accordance with "CCIR 601".

For C and CVBS outputs, deviating amplitudes of the colour difference signals can be compensated by independent gain control setting, while gain for luminance is set to predefined values, distinguishable for 7.5 IRE set-up or without set-up.

Table 2	8-bit multiplexed format (similar to "CCIR 601")
---------	--

Reference levels are measured with a colour bar,	
100% white, 100% amplitude and 100% saturation.	

Table 1	"CCIR 601" signal component level	s
---------	-----------------------------------	---

	SIGNALS								
COLUUN	Y	C _B	C _R						
White	235	128	128						
Yellow	210	16	146						
Cyan	170	166	16						
Green	145	54	34						
Magenta	106	202	222						
Red	81	90	240						
Blue	41	240	110						
Black	16	128	128						

TIME	BITS										
	0	1	2	3	4	5	6	7			
Sample	C _B 0	Y0	C _R 0	Y1	C _B 2	Y2	C _R 2	Y3			
Luminance pixel number	(0		1		2		3			
Colour pixel number		()				2				

7.7 Bit allocation map

 Table 3
 Slave receiver (slave address 88H or 8CH)

		DATA BYTE ⁽¹⁾								
REGISTER FUNCTION	SUBADDR	D7	D6	D5	D4	D3	D2	D1	D0	
Null	00H to 25H	0	0	0	0	0	0	0	0	
Wide screen signal	26H	WSS7	WSS6	WSS5	WSS4	WSS3	WSS2	WSS1	WSS0	
Wide screen signal	27H	WSSON	0	WSS13	WSS12	WSS11	WSS10	WSS9	WSS8	
Real-time control, burst start	28H	DECCOL	DECFIS	BS5	BS4	BS3	BS2	BS1	BS0	
Burst end	29H	0	0	BE5	BE4	BE3	BE2	BE1	BE0	
Copy guard odd 0	2AH	CGO07	CGO06	CGO05	CGO04	CGO03	CGO02	CGO01	CGO00	
Copy guard odd 1	2BH	CGO17	CGO16	CGO15	CGO14	CGO13	CGO12	CGO11	CGO10	
Copy guard even 0	2CH	CGE07	CGE06	CGE05	CGE04	CGE03	CGE02	CGE01	CGE00	
Copy guard even 1	2DH	CGE17	CGE16	CGE15	CGE14	CGE13	CGE12	CGE11	CGE10	
Copy guard enable	2EH	CGEN1	CGEN0	0	0	0	0	0	0	
Null	2FH to 39H	0	0	0	0	0	0	0	0	
Input port control	3AH	CBENB	0	0	SYMP	0	0	Y2C	UV2C	
Chrominance phase	5AH	CHPS7	CHPS6	CHPS5	CHPS4	CHPS3	CHPS2	CHPS1	CHPS0	
Gain U	5BH	GAINU7	GAINU6	GAINU5	GAINU4	GAINU3	GAINU2	GAINU1	GAINU0	
Gain V	5CH	GAINV7	GAINV6	GAINV5	GAINV4	GAINV3	GAINV2	GAINV1	GAINV0	
Gain U MSB, real-time control, black level	5DH	GAINU8	DECOE	BLCKL5	BLCKL4	BLCKL3	BLCKL2	BLCKL1	BLCKL0	
Gain V MSB, real-time control, blanking level	5EH	GAINV8	DECPH	BLNNL5	BLNNL4	BLNNL3	BLNNL2	BLNNL1	BLNNL0	
CCR, blanking level VBI	5FH	CCRS1	CCRS0	BLNVB5	BLNVB4	BLNVB3	BLNVB2	BLNVB1	BLNVB0	
Null	60H	0	0	0	0	0	0	0	0	
Standard control	61H	0	DOWN	INPI	YGS	0	SCBW	PAL	FISE	
RTC enable, burst amplitude	62H	RTCE	BSTA6	BSTA5	BSTA4	BSTA3	BSTA2	BSTA1	BSTA0	
Subcarrier 0	63H	FSC07	FSC06	FSC05	FSC04	FSC03	FSC02	FSC01	FSC00	
Subcarrier 1	64H	FSC15	FSC14	FSC13	FSC12	FSC11	FSC10	FSC09	FSC08	
Subcarrier 2	65H	FSC23	FSC22	FSC21	FSC20	FSC19	FSC18	FSC17	FSC16	
Subcarrier 3	66H	FSC31	FSC30	FSC29	FSC28	FSC27	FSC26	FSC25	FSC24	
Line 21 odd 0	67H	L21007	L21O06	L21O05	L21O04	L21O03	L21002	L21001	L21O00	
Line 21 odd 1	68H	L21017	L21O16	L21015	L21014	L21013	L21012	L21011	L21O10	

Digital video encoder

Product specification

-

2002 Oct 11

10

2002 Oct 11

土

_

					DATA I	BYTE ⁽¹⁾			
REGISTER FUNCTION	SUBADDR	D7	D6	D5	D4	D3	D2	D1	D0
Line 21 even 0	69H	L21E07	L21E06	L21E05	L21E04	L21E03	L21E02	L21E01	L21E00
Line 21 even 1	6AH	L21E17	L21E16	L21E15	L21E14	L21E13	L21E12	L21E11	L21E10
RCV port control	6BH	SRCV11	SRCV10	TRCV2	ORCV1	PRCV1	CBLF	ORCV2	PRCV2
Trigger control	6CH	HTRIG7	HTRIG6	HTRIG5	HTRIG4	HTRIG3	HTRIG2	HTRIG1	HTRIG0
Trigger control	6DH	HTRIG10	HTRIG9	HTRIG8	VTRIG4	VTRIG3	VTRIG2	VTRIG1	VTRIG0
Multi control	6EH	SBLBN	0	PHRES1	PHRES0	0	0	FLC1	FLC0
Closed caption, teletext enable	6FH	CCEN1	CCEN0	TTXEN	SCCLN4	SCCLN3	SCCLN2	SCCLN1	SCCLN0
RCV2 output start	70H	RCV2S7	RCV2S6	RCV2S5	RCV2S4	RCV2S3	RCV2S2	RCV2S1	RCV2S0
RCV2 output end	71H	RCV2E7	RCV2E6	RCV2E5	RCV2E4	RCV2E3	RCV2E2	RCV2E1	RCV2E0
MSBs RCV2 output	72H	0	RCV2E10	RCV2E9	RCV2E8	0	RCV2S10	RCV2S9	RCV2S8
TTX request H start	73H	TTXHS7	TTXHS6	TTXHS5	TTXHS4	TTXHS3	TTXHS2	TTXHS1	TTXHS0
TTX request H delay	74H	TTXHD7	TTXHD6	TTXHD5	TTXHD4	TTXHD3	TTXHD2	TTXHD1	TTXHD0
Vsync shift	75H	0	0	0	0	0	VS_S2	VS_S1	VS_S0
TTX odd request vertical start	76H	TTXOVS7	TTXOVS6	TTXOVS5	TTXOVS4	TTXOVS3	TTXOVS2	TTXOVS1	TTXOVS0
TTX odd request vertical end	77H	TTXOVE7	TTXOVE6	TTXOVE5	TTXOVE4	TTXOVE3	TTXOVE2	TTXOVE1	TTXOVE0
TTX even request vertical start	78H	TTXEVS7	TTXEVS6	TTXEVS5	TTXEVS4	TTXEVS3	TTXEVS2	TTXEVS1	TTXEVS0
TTX even request vertical end	79H	TTXEVE7	TTXEVE6	TTXEVE5	TTXEVE4	TTXEVE3	TTXEVE2	TTXEVE1	TTXEVE0
First active line	7AH	FAL7	FAL6	FAL5	FAL4	FAL3	FAL2	FAL1	FAL0
Last active line	7BH	LAL7	LAL6	LAL5	LAL4	LAL3	LAL2	LAL1	LAL0
MSB vertical	7CH	TTX60	LAL8	0	FAL8	TTXEVE8	TTXOVE8	TTXEVS8	TTXOVS8
Null	7DH	0	0	0	0	0	0	0	0
Disable TTX line	7EH	LINE12	LINE11	LINE10	LINE9	LINE8	LINE7	LINE6	LINE5
Disable TTX line	7FH	LINE20	LINE19	LINE18	LINE17	LINE16	LINE15	LINE14	LINE13

Note

1. All bits labelled '0' are reserved. They must be programmed with logic 0.

Digital video encoder

Product specification

SAA7120H; SAA7121H

7.8 I²C-bus format

Table 4I²C-bus address; see Table 5

S SLAVE ADDRESS ACK SUBADDRESS ACK DATA 0 ACK DATA n ACK P	S	SLAVE ADDRESS	ACK	SUBADDRESS	ACK	DATA 0	ACK		DATA n	ACK	Р
--	---	---------------	-----	------------	-----	--------	-----	--	--------	-----	---

Table 5Explanation of Table 4

PART	DESCRIPTION	
S	START condition	
SLAVE ADDRESS	1000 100X or 1000 110X; note 1	
ACK	acknowledge, generated by the slave	
SUBADDRESS; note 2	subaddress byte	
DATA	data byte	
	continued data bytes and ACKs	
Р	STOP condition	

Notes

- 1. X is the read/write control bit; X = logic 0 is order to write; X = logic 1 is order to read; no subaddressing with read.
- 2. If more than 1 byte DATA is transmitted, then auto-increment of the subaddress is performed.

7.9 Slave receiver

Table 6Subaddresses 26H and 27H

DATA BYTE	LOGIC LEVEL	DESCRIPTION	
WSS	_	wide screen signalling bits	
		3 to 0 = aspect ratio	
		7 to 4 = enhanced services	
		10 to 8 = subtitles	
		13 to 11 = reserved	
WSSON	0	wide screen signalling output is disabled; default after reset	
	1	wide screen signalling output is enabled	

Table 7Subaddresses 28H and 29H

DATA BYTE	LOGIC LEVEL	DESCRIPTION	REMARKS
BS	—	starting point of burst in clock cycles	PAL: BS = 33 (21H); default after reset
			NTSC: BS = 25 (19H)
BE	—	ending point of burst in clock cycles	PAL: BE = 29 (1DH); default after reset
			NTSC: BE = 29 (1DH)
DECCOL	0	disable colour detection bit of RTCI input	
	1	enable colour detection bit of RTCI input	bit RTCE must be set to logic 1 (see Fig.9)
DECFIS	0	field sequence as FISE in subaddress 61	
	1	field sequence as FISE bit in RTCI input	bit RTCE must be set to logic 1 (see Fig.9)

SAA7120H; SAA7121H

Table 8Subaddresses 2AH to 2DH

DATA BYTE	DESCRIPTION	REMARKS
CGO0	first byte of copy guard data, odd field	LSBs of the respective bytes are encoded
CGO1	second byte of copy guard data, odd field	immediately after run-in and framing code,
CGE0	first byte of copy guard data, even field	the MSBs of the respective bytes have to
CGE1	second byte of copy guard data, even field	definition of line 20 encoding format

Table 9Subaddress 2EH

DATA BYTE		DESCRIPTION
CCEN1	CCEN0	DESCRIPTION
0	0	copy guard encoding off
0	1	enables encoding in field 1 (odd)
1	0	enables encoding in field 2 (even)
1	1	enables encoding in both fields

Table 10 Subaddress 3AH

DATA BYTE	LOGIC LEVEL	DESCRIPTION
UV2C	0	C _B , C _R data are twos complement
	1	C _B , C _R data are straight binary; default after reset
Y2C	0	Y data is twos complement
	1	Y data is straight binary; default after reset
SYMP	0	horizontal and vertical trigger is taken from RCV2 and RCV1 respectively; default after reset
	1	horizontal and vertical trigger is decoded out of "CCIR 656" compatible data at MP port
CBENB	0	data from input ports is encoded; default after reset
	1	colour bar with fixed colours is encoded

Table 11 Subaddress 5AH

DATA BYTE	DESCRIPTION	VALUE	RESULT
CHPS	phase of encoded colour subcarrier	00H	PAL-B/G and data from input ports
	(including burst) relative to horizontal	2AH	PAL-B/G and data from look-up table
	sync; can be adjusted in steps of 360/256 degrees	88H	NTSC-M and data from input ports
		AAH	NTSC-M and data from look-up table

SAA7120H; SAA7121H

Table 12 Subaddresses 5BH and 5DH

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
GAINU	variable gain for	white-to-black = 92.5 IRE	GAINU = $-2.17 \times \text{nominal to } +2.16 \times \text{nominal}$
	C _B signal; input representation in accordance with <i>"CCIR 601"</i>	GAINU = 0	output subcarrier of U contribution = 0
		GAINU = 118 (76H)	output subcarrier of U contribution = nominal
		white-to-black = 100 IRE	GAINU = $-2.05 \times \text{nominal to } +2.04 \times \text{nominal}$
		GAINU = 0	output subcarrier of U contribution = 0
		GAINU = 125 (7DH)	output subcarrier of U contribution = nominal

Table 13 Subaddresses 5CH and 5EH

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
GAINV	variable gain for	white-to-black = 92.5 IRE	GAINV = $-1.55 \times \text{nominal to } +1.55 \times \text{nominal}$
	C _R signal; input representation in accordance with <i>"CCIR 601"</i>	GAINV = 0	output subcarrier of V contribution = 0
		GAINV = 165 (A5H)	output subcarrier of V contribution = nominal
		white-to-black = 100 IRE	GAINV = $-1.46 \times \text{nominal to } +1.46 \times \text{nominal}$
		GAINV = 0	output subcarrier of V contribution = 0
		GAINV = 175 (AFH)	output subcarrier of V contribution = nominal

Table 14 Subaddress 5DH

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BLCKL	variable black level; input representation in	white-to-sync = 140 IRE; note 1	recommended value: BLCKL = 42 (2AH)
	accordance with "CCIR 601"	BLCKL = 0; note 1	output black level = 34 IRE
		BLCKL = 63 (3FH); note 1	output black level = 54 IRE
		white-to-sync = 143 IRE; note 2	recommended value: BLCKL = 35 (23H)
		BLCKL = 0; note 2	output black level = 32 IRE
		BLCKL = 63 (3FH); note 2	output black level = 52 IRE
DECOE	real-time control	logic 0	disable odd/even field control bit from RTCI
		logic 1	enable odd/even field control bit from RTCI (see Fig.9)

Notes

1. Output black level/IRE = BLCKL \times 2/6.29 + 34.0.

2. Output black level/IRE = BLCKL \times 2/6.18 + 31.7.

SAA7120H; SAA7121H

Table 15 Subaddress 5EH

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BLNNL	variable blanking level	white-to-sync = 140 IRE; note 1	recommended value: BLNNL = 46 (2EH)
		BLNNL = 0; note 1	output blanking level = 25 IRE
		BLNNL = 63 (3FH); note 1	output blanking level = 45 IRE
		white-to-sync = 143 IRE; note 2	recommended value: BLNNL = 53 (35H)
		BLNNL = 0; note 2	output blanking level = 26 IRE
		BLNNL = 63 (3FH); note 2	output blanking level = 46 IRE
DECPH	real-time control	logic 0	disable subcarrier phase reset bit from RTCI
		logic 1	enable subcarrier phase reset bit from RTCI (see Fig.9)

Notes

- 1. Output black level/IRE = BLNNL \times 2/6.29 + 25.4.
- 2. Output black level/IRE = BLNNL \times 2/6.18 + 25.9; default after reset: 35H.

Table 16 Subaddress 5FH

DATA BYTE	DESCRIPTION
BLNVB	variable blanking level during vertical blanking interval is typically identical to value of BLNNL
CCRS	select cross-colour reduction filter in luminance; see Table 17

 Table 17
 Logic levels and function of CCRS

CCRS1	CCRS0	DESCRIPTION	
0	0	no cross-colour reduction; for overall transfer characteristic of luminance see Fig.5	
0	1	cross-colour reduction #1 active; for overall transfer characteristic see Fig.5	
1	0	cross-colour reduction #2 active; for overall transfer characteristic see Fig.5	
1	1	cross-colour reduction #3 active; for overall transfer characteristic see Fig.5	

Table 18 Subaddress 61H

Digital video encoder

SAA7120H; SAA7121H

DATA BYTE	LOGIC LEVEL	DESCRIPTION
FISE	0	864 total pixel clocks per line; default after reset
	1	858 total pixel clocks per line
PAL	0	NTSC encoding (non-alternating V component)
	1	PAL encoding (alternating V component); default after reset
SCBW	0	enlarged bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 3 and 4)
	1	standard bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 3 and 4); default after reset
YGS	0	luminance gain for white – black 100 IRE; default after reset
	1	luminance gain for white – black 92.5 IRE including 7.5 IRE set-up of black
INPI	0	PAL switch phase is nominal; default after reset
	1	PAL switch phase is inverted compared to nominal if RTC is enabled; see Table 19
DOWN	0	DACs for CVBS, Y and C in normal operational mode; default after reset
	1	DACs for CVBS, Y and C forced to lowest output voltage

Table 19 Subaddress 62H

DATA BYTE	LOGIC LEVEL	DESCRIPTION	
RTCE	0	no real-time control of generated subcarrier frequency; default after reset	
	1	real-time control of generated subcarrier frequency through SAA7151B or SAA7111; for timing see Fig.9	

Table 20 Subaddress 62H

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BSTA	amplitude of colour burst; input representation in accordance	white-to-black = 92.5 IRE; burst = 40 IRE; NTSC encoding	recommended value: BSTA = 63 (3FH)
	with <i>"CCIR 601"</i>	BSTA = 0 to $2.02 \times nominal$	
		white-to-black = 92.5 IRE; burst = 40 IRE; PAL encoding	recommended value: BSTA = 45 (2DH)
		BSTA = 0 to $2.82 \times nominal$	
		white-to-black = 100 IRE; burst = 43 IRE; NTSC encoding	recommended value: BSTA = 67 (43H)
		BSTA = 0 to $1.90 \times nominal$	
		white-to-black = 100 IRE; burst = 43 IRE; PAL encoding	recommended value: BSTA = 47 (2FH); default after
		BSTA = 0 to $3.02 \times nominal$	reset

SAA7120H; SAA7121H

		1 0 1 3/	
DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
FSC0 to FSC3	$ f_{sc} = subcarrier frequency (in multiples of line frequency); \\ f_{Ilc} = clock frequency (in multiples of line frequency) $	$\label{eq:FSC} \begin{split} \text{FSC} \ = \ \text{round} \ \Big(\frac{f_{\text{sc}}}{f_{\text{IIc}}} \times 2^{32} \Big); \\ \text{note 1} \end{split}$	FSC3 = most significant byte; FSC0 = least significant byte

 Table 21
 Subaddresses 63H to 66H (four bytes to program subcarrier frequency)

Note

- 1. Examples:
 - a) NTSC-M: f_{sc} = 227.5, f_{IIc} = 1716 \rightarrow FSC = 569408543 (21F07C1FH).
 - b) PAL-B/G: f_{sc} = 283.7516, f_{llc} = 1728 \rightarrow FSC = 705268427 (2A098ACBH).

Table 22 Subaddresses 67H to 6AH

DATA BYTE	DESCRIPTION	REMARKS
L21O0	first byte of captioning data, odd field	LSBs of the respective bytes are encoded
L21O1	second byte of captioning data, odd field	immediately after run-in and framing code, the MSBs of the respective bytes have to carry the parity bit, in accordance with the definition of line 21 encoding format
L21E0	first byte of extended data, even field	
L21E1	second byte of extended data, even field	

Table 23 Subaddress 6BH

DATA BYTE	LOGIC LEVEL	DESCRIPTION
PRCV2 0		polarity of RCV2 as output is active HIGH, rising edge is taken when input, respectively; default after reset
	1	polarity of RCV2 as output is active LOW, falling edge is taken when input, respectively
ORCV2	0	pin RCV2 is switched to input; default after reset
	1	pin RCV2 is switched to output
CBLF	0	if ORCV2 = HIGH, pin RCV2 provides an HREF signal (horizontal reference pulse that is defined by RCV2S and RCV2E, also during vertical blanking interval); default after reset
		if ORCV2 = LOW and bit SYMP = LOW, signal input to RCV2 is used for horizontal synchronization only (if TRCV2 = 1); default after reset
	1	if ORCV2 = HIGH, pin RCV2 provides a 'composite-blanking-not' signal, for example a reference pulse that is defined by RCV2S and RCV2E, excluding vertical blanking interval, which is defined by FAL and LAL
		if ORCV2 = LOW and bit SYMP = LOW, signal input to RCV2 is used for horizontal synchronization (if TRCV2 = 1) and as an internal blanking signal
PRCV1	0	polarity of RCV1 as output is active HIGH, rising edge is taken when input; default after reset
	1	polarity of RCV1 as output is active LOW, falling edge is taken when input
ORCV1	0	pin RCV1 is switched to input; default after reset
	1	pin RCV1 is switched to output
TRCV2	0	horizontal synchronization is taken from RCV1 port (at bit SYMP = LOW) or from decoded frame sync of " <i>CCIR 656</i> " input (at bit SYMP = HIGH); default after reset
	1	horizontal synchronization is taken from RCV2 port (at bit SYMP = LOW)
SRCV1	_	defines signal type on pin RCV1; see Table 24

SAA7120H; SAA7121H

DATA BYTE				EUNCTION
SRCV11	SRCV10	AS OUTPUT	ASINFUT	FONCTION
0	0	VS	VS	vertical sync each field; default after reset
0	1	FS	FS	frame sync (odd/even)
1	0	FSEQ	FSEQ	field sequence, vertical sync every fourth field $(PAL = 0)$ or eighth field $(PAL = 1)$
1	1	-	_	not applicable

Table 24 Logic levels and function of SRCV1

Table 25 Subaddresses 6CH and 6DH

DATA BYTE	DESCRIPTION
HTRIG	sets the horizontal trigger phase related to signal on RCV1 or RCV2 input
	values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed; increasing HTRIG decreases delays of all internally generated timing signals; reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV used for triggering at HTRIG = 398H (398H)

Table 26 Subaddress 6DH

DATA BYTE	DESCRIPTION		
VTRIG	sets the vertical trigger phase related to signal on RCV1 input		
	increasing VTRIG decreases delays of all internally generated timing signals, measured in half lines; variation range of VTRIG = 0 to 31 (1FH)		

Table 27 Subaddress 6EH

DATA BYTE	LOGIC LEVEL	DESCRIPTION	
SBLBN	0	vertical blanking is defined by programming of FAL and LAL; default after reset	
	1	vertical blanking is forced in accordance with "CCIR 624" (50 Hz) or RS170A (60 Hz)	
PHRES	_	selects the phase reset mode of the colour subcarrier generator; see Table 28	
FLC	_	field length control; see Table 29	

Table 28 Logic levels and function of PHRES

DATA BYTE		DESCRIPTION	
PHRES1	PHRES0	DESCRIPTION	
0	0	no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default after reset	
0	1	reset every two lines	
1	0	reset every eight fields	
1	1	reset every four fields	

SAA7120H; SAA7121H

 Table 29
 Logic levels and function of FLC

DATA BYTE		DESCRIPTION			
FLC1	FLC0	DESCRIPTION			
0	0	interlaced 312.5 lines/field at 50 Hz, 262.5 lines/field at 60 Hz; default after reset			
0	1	non-interlaced 312 lines/field at 50 Hz, 262 lines/field at 60 Hz			
1	0	non-interlaced 313 lines/field at 50 Hz, 263 lines/field at 60 Hz			
1	1	non-interlaced 313 lines/field at 50 Hz, 263 lines/field at 60 Hz			

Table 30 Subaddress 6FH

DATA BYTE	LOGIC LEVEL	DESCRIPTION					
CCEN	—	ables individual line 21 encoding; see Table 31					
TTXEN	0	sables teletext insertion; default after reset					
	1	enables teletext insertion					
SCCLN	_	selects the actual line, where closed caption or extended data are encoded; line = (SCCLN + 4) for M-systems; line = (SCCLN + 1) for other systems					

Table 31 Logic levels and function of CCEN

DATA BYTE		DESCRIPTION			
CCEN1	CCEN0	DESCRIPTION			
0	0	line 21 encoding off; default after reset			
0	1	enables encoding in field 1 (odd)			
1	0	enables encoding in field 2 (even)			
1	1	enables encoding in both fields			

Table 32 Subaddresses 70H to 72H

DATA BYTE	DESCRIPTION
RCV2S	start of output signal on pin RCV2
	values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed; first active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at RCV2S = 11AH (0FDH)
RCV2E	end of output signal on pin RCV2
	values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed; last active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at RCV2E = 694H (687H)

Table 33 Subaddresses 73H and 74H

DATA BYTE	DESCRIPTION	REMARKS		
TTXHS	start of signal on pin TTXRQ; see Fig.10	PAL: TTXHS = 42H		
		NTSC: TTXHS = 54H		
TTXHD	indicates the delay in clock cycles between rising edge of TTXRQ output and valid data at pin TTX	minimum value: TTXHD = 2		

SAA7120H; SAA7121H

Table 34 Subaddress 75H

DATA BYTE	DESCRIPTION	REMARKS
VS_S	vertical sync shift between RCV1 and RCV2 (switched to output); in master mode it is possible to shift Hsync (RCV2; CBLF = 0) against Vsync (RCV1; SRCV1 = 00)	standard value: VS_S = 3

Table 35 Subaddresses 76H, 77H and 7CH

DATA BYTE	DESCRIPTION	REMARKS
TTXOVS	first line of occurrence of signal on pin TTXRQ in odd field line = (TTXOVS + 4) for M-systems	PAL: TTXOVS = 05H; NTSC: TTXOVS = 06H
	line = (TTXOVS + 1) for other systems	
TTXOVE	last line of occurrence of signal on pin TTXRQ in odd field line = (TTXOVE + 3) for M-systems	PAL: TTXOVE = 16H; NTSC: TTXOVE = 10H
	line = TTXOVE for other systems	

Table 36 Subaddresses 78H, 79H and 7CH

DATA BYTE	DESCRIPTION	REMARKS
TTXEVS	first line of occurrence of signal on pin TTXRQ in even field line = (TTXEVS + 4) for M-systems	PAL: TTXEVS = 04H; NTSC: TTXEVS = 05H
	line = (TTXEVS + 1) for other systems	
TTXEVE	last line of occurrence of signal on pin TTXRQ in even field line = (TTXEVE + 3) for M-systems	PAL: TTXEVE = 16H; NTSC: TTXEVE = 10H
	line = TTXEVE for other systems	

Table 37 Subaddresses 7AH to 7CH

DATA BYTE	DESCRIPTION				
FAL	first active line: measured in lines; FAL = 0 coincides with the first field synchronization pulse				
	first active line = (FAL + 4) for M systems				
	first active line = (FAL + 1) for other systems				
LAL	last active line: measured in lines; LAL = 0 coincides with the first field synchronization pulse				
	last active line = (LAL + 3) for M-systems				
	last active line = LAL for other systems				

Table 38 Subaddress 7CH

DATA BYTE	LOGIC LEVEL	DESCRIPTION			
TTX60	0	enables NABTS (FISE = 1) or European TTX (FISE = 0); default after reset			
	1	enables world standard teletext 60 Hz (FISE = 1)			

SAA7120H; SAA7121H

Table 39 Subaddresses 7EH and 7FH

DATA BYTE	DESCRIPTION
LINE	individual lines in both fields (PAL counting) can be disabled for insertion of teletext by the respective bits, disabled line = LINExx (50 Hz field rate); this bit mask is effective only, if the lines are enabled by TTXOVS/TTXOVE and TTXEVS/TTXEVE

In subaddresses 5BH, 5CH, 5DH, 5EH and 62H all IRE values are rounded up.

7.10 Slave transmitter

Table 40 Slave transmitter (slave address 89H or 8DH)

REGISTER FUNCTION	SUBADDRESS	DATA BYTE							
		D7	D6	D5	D4	D3	D2	D1	D0
Status byte	-	VER2	VER1	VER0	CCRDO	CCRDE	FSEQ2	FSEQ1	O_E

Table 41 No subaddress

DATA BYTE	LOGIC LEVEL	DESCRIPTION			
VER	_	version identification of the device: it will be changed with all versions of the IC th have different programming models; current version is 001 binary			
CCRDO	1	closed caption bytes of the odd field have been encoded			
	0	the bit is reset after information has been written to the subaddresses 67H and 68H; it is set immediately after the data has been encoded			
CCRDE	1	closed caption bytes of the even field have been encoded			
	0	the bit is reset after information has been written to the subaddresses 69H and 6AH; it is set immediately after the data has been encoded			
FSEQ	_	state of the internal field sequence counter, with bit O_E as LSB (repetition rate: NTSC = 4 fields, PAL = 8 fields)			
O_E	1	during even field			
	0	during odd field			

SAA7120H; SAA7121H





SAA7120H; SAA7121H





SAA7120H; SAA7121H

8 CHARACTERISTICS

 V_{DDD} = 3.0 to 3.6 V; T_{amb} = 0 to 70 $^{\circ}C;$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT			
Supply								
V _{DDA}	analog supply voltage		3.1	3.5	V			
V _{DDD}	digital supply voltage		3.0	3.6	V			
I _{DDA}	analog supply current	note 1	_	62	mA			
I _{DDD}	digital supply current	V _{DDD} = 3.3 V; note 1	_	45	mA			
Inputs: LLC, RCV1, RCV2, MP7 to MP0, RTCI, SA, RESET and TTX								
V _{IL}	LOW-level input voltage		-0.5	+0.8	V			
V _{IH}	HIGH-level input voltage		2.0	V _{DDD} + 0.3	V			
ILI	input leakage current		_	1	μA			
Ci	input capacitance	clocks	-	10	pF			
		data	_	8	pF			
		I/Os at high-impedance	_	8	pF			
Outputs:	RCV1, RCV2 and TTXRQ							
V _{OL}	LOW-level output voltage	I _{OL} = 2 mA	-	0.4	V			
V _{OH}	HIGH-level output voltage	I _{OH} = -2 mA	2.4	-	V			
I ² C-bus: S	DA and SCL							
V _{IL}	LOW-level input voltage		-0.5	+0.3V _{DDD}	V			
V _{IH}	HIGH-level input voltage		0.7V _{DDD}	V _{DDD} + 0.3	V			
li	input current	V _i = LOW or HIGH	-10	+10	μA			
V _{OL}	LOW-level output voltage (pin SDA)	$I_{OL} = 3 \text{ mA}$	_	0.4	V			
lo	output current	during acknowledge	3	-	mA			
Clock timi	ng: LLC							
T _{LLC}	cycle time	note 2	34	41	ns			
δ	duty factor t _{HIGH} /T _{LLC}	note 3	40	60	%			
t _r	rise time	note 2	_	5	ns			
t _f	fall time	note 2	-	6	ns			
Input timing: RCV1, RCV2, MP7 to MP0, RTCI, SA and TTX								
t _{SU;DAT}	input data set-up time		6	-	ns			
t _{HD;DAT}	input data hold time		3	-	ns			

SAA7120H; SAA7121H

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT				
Crystal oscillator									
f _n	nominal frequency (usually 27 MHz)	3rd harmonic	_	30	MHz				
$\Delta f/f_n$	permissible deviation of nominal frequency	note 4	-50 × 10 ⁻⁶	$+50 \times 10^{-6}$					
T _{amb}	ambient temperature		0	70	°C				
CL	load capacitance		8	-	pF				
R _S	series resistance		-	80	Ω				
C ₁	motional capacitance (typical)		1.5 – 20%	1.5 + 20%	fF				
C ₀	parallel capacitance (typical)		3.5 – 20%	3.5 + 20%	pF				
Data and reference signal output timing									
CL	output load capacitance		7.5	40	pF				
t _h	output hold time		4	-	ns				
t _d	output delay time		-	25	ns				
C, Y and CVBS outputs									
V _{o(p-p)}	output signal voltage (peak-to-peak value)	note 5	1.25	1.50	V				
R _{int}	internal serial resistance		1	3	Ω				
RL	output load resistance		75	300	Ω				
В	output signal bandwidth of DACs	–3 dB	10	-	MHz				
LE _{lf(i)}	low frequency integral linearity error of DACs		_	±3	LSB				
LE _{lf(d)}	low frequency differential linearity error of DACs		-	±1	LSB				

Notes

1. At maximum supply voltage with highly active input signals.

2. The data is for both input and output direction.

3. With LLC in input mode. In output mode, with a crystal connected to XTALO/XTALI duty factor is typically 50%.

- 4. If an internal oscillator is used, crystal deviation of nominal frequency is directly proportional to the deviation of subcarrier frequency and line/field frequency.
- 5. For full digital range, without load, V_{DDA} = 3.3 V. The typical voltage swing is 1.35 V, the typical minimum output voltage (digital zero at DAC) is 0.2 V.