



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



C165H

Embedded C166 with
USART, IOM-2 and
HDLC Support

Version 1.3

Wired
Communications



Never stop thinking.

Edition 2001-04-01

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 München, Germany**

**© Infineon Technologies AG 2001.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

C165H

Embedded C166 with USART, IOM-2 and HDLC Support

Version 1.3

Wired
Communications



Never stop thinking.

| Table of Contents | | Page |
|--------------------------|--|-------------|
| 1 | Overview | 11 |
| 1.1 | Key Features | 12 |
| 1.2 | Logic Symbol | 15 |
| 1.3 | Pinning Diagram | 16 |
| 1.4 | Typical Applications | 17 |
| 1.4.1 | ISDN NT and PBX Applications | 17 |
| 2 | Pin Descriptions | 18 |
| 2.1 | C165H Pin Diagram | 18 |
| 2.2 | C165H Pin Definitions and Functions | 19 |
| 3 | Architectural Overview | 28 |
| 3.1 | Basic CPU Concepts and Optimizations | 29 |
| 3.2 | On-Chip System Resources | 34 |
| 3.3 | Clock Generation Concept | 36 |
| 3.4 | On-Chip Peripheral Blocks | 40 |
| 3.5 | Protected Bits | 44 |
| 4 | Memory Organization | 46 |
| 4.1 | Internal RAM and SFR Area | 48 |
| 4.2 | External Memory Space | 53 |
| 4.3 | Crossing Memory Boundaries | 54 |
| 5 | Central Processor Unit | 55 |
| 5.1 | Instruction Pipelining | 57 |
| 5.2 | Bit-Handling and Bit-Protection | 63 |
| 5.3 | Instruction State Times | 64 |
| 5.4 | CPU Special Function Registers | 65 |
| 5.5 | PEC - Extension of Functionality | 84 |
| 6 | Interrupt and Trap Functions | 92 |
| 6.1 | Interrupt System Structure | 93 |
| 6.2 | Interrupt Control Registers | 98 |
| 6.3 | Operation of the PEC Channels | 103 |
| 6.4 | Prioritization of Interrupt and PEC Service Requests | 105 |
| 6.5 | Saving the Status during Interrupt Service | 108 |
| 6.6 | Interrupt Response Times | 109 |
| 6.7 | PEC Response Times | 112 |
| 6.8 | External Interrupts | 113 |
| 6.8.1 | Fast External Interrupts | 115 |
| 6.8.2 | External Interrupt Source Control | 115 |
| 6.8.3 | Interrupt Subnode Control | 117 |
| 6.8.4 | The Interrupt Control Register | 118 |
| 6.9 | Trap Functions | 119 |

| Table of Contents | | Page |
|--------------------------|--|-------------|
| 7 | Parallel Ports | 124 |
| 7.1 | PORT0 | 127 |
| 7.1.1 | Alternate Functions of PORT0 | 132 |
| 7.2 | PORT1 | 134 |
| 7.2.1 | Alternate Functions of PORT1 | 138 |
| 7.3 | PORT2 | 139 |
| 7.3.1 | Alternate Functions of PORT2 | 142 |
| 7.4 | PORT3 | 144 |
| 7.4.1 | Alternate Functions of PORT3 | 147 |
| 7.5 | PORT4 | 150 |
| 7.5.1 | Alternate Functions of PORT4 | 153 |
| 7.6 | PORT6 | 154 |
| 7.6.1 | Alternate Functions of PORT6 | 157 |
| 7.7 | PORT7 | 160 |
| 8 | Dedicated Pins | 163 |
| 9 | External Bus Interface | 166 |
| 9.1 | External Bus Modes | 167 |
| 9.2 | Programmable Bus Characteristics | 175 |
| 9.3 | READY Controlled Bus Cycles | 181 |
| 9.4 | Controlling the External Bus Controller | 183 |
| 9.5 | EBC Idle State | 194 |
| 9.6 | External Bus Arbitration | 194 |
| 9.7 | XBUS Interface | 198 |
| 9.8 | Initialization of the C165H's X-peripherals | 199 |
| 10 | General Purpose Timer Unit | 200 |
| 10.1 | Kernel Description | 201 |
| 10.1.1 | Functional Description of Timer Block 1 | 201 |
| 10.1.1.1 | Core Timer T3 | 202 |
| 10.1.1.2 | Auxiliary Timers T2 and T4 | 211 |
| 10.1.1.3 | Timer Concatenation | 213 |
| 10.1.2 | Functional Description of Timer Block 2 | 218 |
| 10.1.2.1 | Core Timer T6 | 219 |
| 10.1.2.2 | Auxiliary Timer T5 | 221 |
| 10.1.2.3 | Timer Concatenation | 223 |
| 10.1.3 | GPT Register Set | 224 |
| 11 | Asynchronous/Synchr. Serial Interface | 238 |
| 11.1 | Functional Description | 238 |
| 11.1.1 | Features | 238 |
| 11.1.2 | Overview | 240 |
| 11.1.3 | Register Description | 241 |
| 11.1.4 | General Operation | 252 |

| Table of Contents | | Page |
|--------------------------|--|-------------|
| 11.1.5 | Asynchronous Operation | 253 |
| 11.1.5.1 | Asynchronous Data Frames | 255 |
| 11.1.5.2 | Asynchronous Transmission | 257 |
| 11.1.5.3 | Asynchronous Reception | 257 |
| 11.1.5.4 | IrDA Mode | 258 |
| 11.1.5.5 | RXD/TXD Data Path Selection in Asynchronous Modes | 259 |
| 11.1.6 | Synchronous Operation | 260 |
| 11.1.6.1 | Synchronous Transmission | 261 |
| 11.1.6.2 | Synchronous Reception | 262 |
| 11.1.6.3 | Synchronous Timing | 262 |
| 11.1.7 | Baudrate Generation | 263 |
| 11.1.7.1 | Baudrates in Asynchronous Mode | 264 |
| 11.1.7.2 | Baudrates in Synchronous Mode | 267 |
| 11.1.8 | Autobaud Detection | 269 |
| 11.1.8.1 | General Operation | 269 |
| 11.1.8.2 | Serial Frames for Autobaud Detection | 270 |
| 11.1.8.3 | Baudrate Selection and Calculation | 272 |
| 11.1.8.4 | Overwriting Registers on Successful Autobaud Detection | 274 |
| 11.1.9 | Hardware Error Detection Capabilities | 275 |
| 11.1.10 | Interrupts | 276 |
| 12 | Real Time Clock (RTC) | 278 |
| 12.1 | Introduction | 278 |
| 12.1.1 | Features | 278 |
| 12.1.2 | Overview | 278 |
| 12.2 | Function Description | 278 |
| 12.2.1 | RTC Block Diagram | 279 |
| 12.2.2 | RTC Control | 280 |
| 12.2.3 | System Clock Operation | 280 |
| 12.2.4 | Cyclic Interrupt Generation | 280 |
| 12.2.5 | Alarm Interrupt Generation | 280 |
| 12.2.6 | 48-bit Timer Operation | 281 |
| 12.2.7 | Defining the RTC Time Base | 281 |
| 12.2.8 | Increased RTC Accuracy through Software Correction | 283 |
| 12.2.9 | Hardware dependend RTC Accuracy | 283 |
| 12.2.10 | Interrupt Sub Node RTCISNC | 283 |
| 12.2.11 | RTC Disable Functionality | 284 |
| 12.2.12 | Register Definition of RTC module | 285 |
| 13 | High-Speed Synchronous Serial Interface | 290 |
| 13.1 | Full-Duplex Operation | 295 |
| 13.2 | Half Duplex Operation | 298 |
| 13.3 | Baud Rate Generation | 300 |
| 13.4 | Error Detection Mechanisms | 301 |

| Table of Contents | | Page |
|--------------------------|--|-------------|
| 13.5 | SSC Interrupt Control | 303 |
| 14 | IOM-2 Interface Controller | 306 |
| 14.1 | IOM-2 and PCM Frame Structure | 306 |
| 14.1.1 | Definitions | 306 |
| 14.1.1.1 | Frame Structure | 306 |
| 14.1.1.2 | HDLC Channels on the IOM-2: B1, B2, D1, D2 | 307 |
| 14.1.2 | PCM Mode | 307 |
| 14.1.3 | Terminal Mode | 307 |
| 14.1.4 | Linecard Mode | 309 |
| 14.2 | IOM-2 Handler | 309 |
| 14.3 | IOM-2 Monitor Handler | 311 |
| 14.3.1 | Handshake Procedure | 311 |
| 14.3.2 | Abort Procedure | 315 |
| 14.3.3 | MONITOR Interrupt Logic | 317 |
| 14.4 | C/I Channel Handler | 318 |
| 14.4.1 | C/I0 - Command/Indication 0 | 318 |
| 14.4.2 | C/I1 - Command/Indication 1 | 318 |
| 14.4.3 | CIC Interrupt Logic | 319 |
| 14.4.4 | D-Channel Access Control | 319 |
| 14.4.4.1 | TIC Bus D-Channel Access Control for HDLC-2 Controller | 320 |
| 14.5 | Controller Data Access Handler | 321 |
| 14.5.1 | Description | 322 |
| 14.5.2 | Looping and Shifting Data | 323 |
| 14.5.3 | Monitoring Data | 325 |
| 14.5.4 | Synchronous Transfer | 326 |
| 14.6 | Bus Activation / Deactivation (Power Down) | 329 |
| 14.6.1 | Deactivation Request, Downstream (C165H) to Upstream | 330 |
| 14.6.2 | Deactivation, Upstream to Downstream (C165H) | 331 |
| 14.6.3 | Activation Request, Downstream (C165H) to Upstream | 331 |
| 14.6.4 | Activation, Upstream to Downstream (C165H) | 331 |
| 14.7 | HDLC Controller | 332 |
| 14.7.1 | Message Transfer Modes | 333 |
| 14.7.1.1 | Non-Auto Mode (MDS2-0 = '01x') | 333 |
| 14.7.1.2 | Transparent Mode 0 (MDS2-0 = '110') | 333 |
| 14.7.1.3 | Transparent Mode 1 (MDS2-0 = '111') | 333 |
| 14.7.1.4 | Transparent Mode 2 (MDS2-0 = '101') | 334 |
| 14.7.1.5 | Extended Transparent Mode (MDS2-0 = '100') | 334 |
| 14.7.2 | Data Reception | 334 |
| 14.7.2.1 | General Description | 334 |
| 14.7.2.2 | Possible Error Conditions during Reception of Frames | 335 |
| 14.7.2.3 | Receive Frame Structure | 335 |
| 14.7.3 | Data Transmission | 337 |

| Table of Contents | | Page |
|--------------------------|---|-------------|
| 14.7.3.1 | General Description | 337 |
| 14.7.3.2 | Possible Error Conditions during Transmission of Frames | 339 |
| 14.7.3.3 | Transmit Frame Structure | 339 |
| 14.7.4 | General Access to IOM-2 Channels | 340 |
| 14.7.5 | Extended Transparent Mode | 340 |
| 14.7.5.1 | Transmitter | 341 |
| 14.7.5.2 | Receiver | 341 |
| 14.7.6 | HDLC Controller Interrupts | 341 |
| 14.7.6.1 | General HDLC Interrupt | 341 |
| 14.7.6.2 | HDLC Transmit/Receive FIFO Interrupt | 342 |
| 14.7.6.3 | Interrupt Generation | 343 |
| 14.8 | IOM-2/HDLC Controller Register Set | 343 |
| 14.8.1 | Register Description Format | 343 |
| 14.8.2 | Register Table ordered by Address | 344 |
| 14.8.3 | Detailed Register Description ordered by Address | 349 |
| 14.8.4 | HDLC-Channel Registers | 372 |
| 15 | Watchdog Timer (WDT) | 389 |
| 15.1 | Operation of the Watchdog Timer | 390 |
| 16 | Bootstrap Loader | 393 |
| 17 | System Reset | 398 |
| 17.1 | System Startup Configuration | 405 |
| 18 | Power Reduction Modes | 410 |
| 18.1 | Idle Mode | 410 |
| 18.2 | Power Down Mode | 412 |
| 18.3 | Status of Output Pins during Idle and Power Down Mode | 412 |
| 18.4 | Extended Power Management | 414 |
| 18.4.1 | Sleep Mode | 415 |
| 19 | System Control Unit (CSCU) | 418 |
| 19.1 | Introduction | 418 |
| 19.2 | Operational Overview | 418 |
| 19.2.1 | Overview of CSCU submodules | 418 |
| 19.3 | XBUS Peripheral Configuration Block | 420 |
| 19.4 | System Control Block | 421 |
| 19.4.1 | Register Write Protection | 421 |
| 19.4.2 | Clock Output Frequency Control | 425 |
| 19.5 | Peripheral Management Module | 429 |
| 19.6 | Identification Registers | 430 |
| 19.6.1 | Introduction | 430 |
| 19.6.2 | ID Register Description | 430 |

| Table of Contents | | Page |
|--------------------------|---|-------------|
| 20 | System Programming | 433 |
| 20.1 | Stack Operations | 435 |
| 20.2 | Register Banking | 440 |
| 20.3 | Procedure Call Entry and Exit | 441 |
| 20.4 | Table Searching | 443 |
| 20.5 | Peripheral Control and Interface | 444 |
| 20.6 | Floating Point Support | 444 |
| 20.7 | Trap/Interrupt Entry and Exit | 444 |
| 20.8 | Unseparable Instruction Sequences | 445 |
| 20.9 | Overriding the DPP Addressing Mechanism | 445 |
| 20.10 | Pits, Traps and Mines | 447 |
| 21 | Register Set | 448 |
| 21.1 | Register Description Format | 448 |
| 21.2 | CPU General Purpose Registers (GPRs) | 449 |
| 21.3 | Special Function Registers ordered by Address | 450 |
| 21.4 | Special Function Registers ordered by Name | 458 |
| 21.5 | Special Notes | 466 |
| 22 | Instruction Set Summary | 467 |
| 23 | AC/DC Characteristics | 471 |
| 23.1 | Absolute Maximum Ratings | 471 |
| 23.2 | Recommended Operating Conditions | 471 |
| 23.3 | DC Characteristics | 471 |
| 23.4 | Failsafe operation | 473 |
| 23.5 | Testing Waveforms | 474 |
| 23.6 | AC Characteristics | 474 |
| 23.6.1 | Definition of Internal Timing | 475 |
| 23.6.2 | System Reset | 476 |
| 23.6.3 | External Clock Drive XTAL1 | 477 |
| 23.6.4 | IOM-2 Interface Timing | 478 |
| 23.6.5 | JTAG Interface Timing | 480 |
| 23.7 | Asynchronous Bus Timing | 481 |
| 23.7.1 | Memory Cycle Variables | 481 |
| 23.7.1.1 | AC Characteristics, Multiplexed Bus | 481 |
| 23.7.1.2 | AC Characteristics, Demultiplexed Bus | 488 |
| 23.7.1.3 | AC Characteristics, CLKOUT and READY | 495 |
| 24 | Package Outline | 497 |



Embedded C166 with USART, IOM-2 and HDLC Support C165H


C165H

Device Version 1.3

CMOS

1 Overview

C165H is a new low cost member of the Infineon Communication Controller family using low power CMOS technology. The device combines the successful Infineon C166 16-bit full-static core with four independent HDLC controllers, IOM-2 interface and 3-kbyte of Dual-Port on-chip RAM to a Intelligent Terminal Adapter with HDLC support.



C165H addresses all high feature ISDN TA, Intelligent NT or SOHO PBX designs, offering up to 18 MIPS along with legacy peripherals such as USART, SCI and Timers.

C165H provides:

- On-Chip full-static C166 Core supporting a 16- or 8-bit C16x Family System running up to 36 MHz
- ISDN BRI supporting data rates of 56 kbit/s, 64 kbit/s, 128 kbit/s and 144 kbit/s
- IOM-2/PCM Interface
 - Terminal Mode Type Interface to CODEC and S/U Transceiver
 - Linecard Mode Type Interface up to 8 IOM-2 channels or 32 PCM channels
 - 1536/786 kHz and 1536 kHz...4096 kHz in 512 kHz steps
 - Access to two Intercommunication channels (IC1, IC2)
 - Access to two MON channels (MON0, MON1)
 - Access to two C/I channels (CI0, CI1)
 - S/G access support
- Four On-Chip Independent Full-Duplex HDLC Formatters
 - 8 independent 8-byte FIFOs for each transmit and receive channel
- USART Interface with AutoBaud Support (1,200 bit/s - 230,400 bit/s)
 - AT-Command sensitive AutoBaud Detection

| Type | Package |
|-------|------------|
| C165H | P-TQFP-144 |

1.1 Key Features

C165H is a new low-cost member of the Infineon Communication Controller family. The device has the following features:

- C166 Static Core with Peripherals including:
 - Full-static core up to 18 MIPS (@36 MHz)
 - Peripheral Event Controller (PEC) for 8 independent DMA channels
 - 16 Dynamically Programmable Priority-Level Interrupt System
 - Eight External Interrupts
 - Up to 72 SW-configurative Input/Output (I/O) Ports, some with Interrupt Capabilities
 - 8-bit or 16-bit External Data Bus
 - Multiplexed or Demultiplexed Address/Data Bus
 - Up to 8-Mbyte Linear Address Space for Code and Data
 - Five Programmable Chip-Select Lines with Wait-State Generator Logic
 - On-Chip 3,072-Byte Dual-Port SRAM for user applications
 - On-Chip 1,024-Byte Special Function Register Area
 - On-Chip PLL with Output Clock Signal
 - Five Multimode General Purpose Timers
 - On-Chip Programmable Watchdog Timer
 - Glueless Interface to EPROM, Flash EPROM and SRAM
 - Low-Power Management Supporting Idle-, Power-Down- and Sleep-Mode and additional CPU clock slow-down mode with mode control for each peripheral
 - USART interface with Auto Baud Rate detection up to 230.4 kbit/s
 - USART Baud Rate generation in asynchronous mode up to 2.25 MBaud @ 36 MHz
 - USART Baud Rate generation in synchronous mode up to 4.5 MBaud @ 36 MHz
 - USART standard Baud Rates generation with very small deviation (230.4 kBaud < 0.01%, 460.8 kBaud < 0.15 %, 691.2 kBaud < 0.04 %, 921.6 kBaud < 0.15 %) @ 36 MHz
 - High speed Serial Synchronous Channel Interface (SSC) with ALIS-3.0 and AC97 compatibility up to 18 MBaud in SSC Master Mode and up to 9 MBaud in SSC Slave Mode @ 36 MHz
- ISDN Terminal Adapter Features including:
 - Four Independent Full-Duplex HDLC Controllers
 - IOM-2/PCM interface supporting TE, LT and PCM mode
 - MON and CI1/CI2-Handler
 - Two D-Channels
 - Two B-Channels Supported
 - Concatenated 2B+D channel Support
 - Two Intercommunication Channels IC1, IC2
 - D-Channel Access Control to first IOM channel-0 by S/G bit
 - CDA Channel Access to individual IOM-2/PCM channels by SW

- On-Chip PLL for CPU clock generation
- External crystal and direct driven input clock frequency can vary between 4 and 20 MHz dependent on the CPU target clock frequency.
- Single and variable crystal clock input frequency
- Bootstrap Loader support via USART interface
- On-Chip Debug Support (OCDS)
- JTAG Boundary Scan Test support according to IEEE 1149.1
- 3.3 V single supply voltage
- 5 V (TTL-) tolerant I/Os
- C165H is available in 144-Pin P-TQFP package
- Operating temperature range: -40°C to + 85°C.

Power Management

Besides the basic power-save (power-reduction) modes Idle mode and Power down mode, the C165H offers a number of additional power management features, which can be selectively used for effective power reduction. Refer to **Table 1**.

Table 1 Overview of Power Management Modes

| Mode | Description | CPU Wake-up |
|-----------------|--|--|
| Running mode | The system is fully operational. All clocks and peripherals are set and enabled, as determined by software. Full power consumption. | ---- |
| Slow down mode | The CPU runs slower. The oscillator runs at a lower frequency; the clock is divided by a programmable factor (1...32). Peripherals management is possible; incl. PLL On/Off. Refer to register SYSCON 2. | Controlled by software. |
| Idle mode | When the processor has no active tasks to perform, it enters Idle mode by the IDLE command. All peripherals remain powered and clocked, however, peripherals management is possible. For detailed description see Chapter 18.1, "Idle Mode". | <ul style="list-style-type: none"> • Any interrupt • Reset |
| Sleep mode | The program stops execution and turns off the clocks for: <ul style="list-style-type: none"> • almost the entire chip, but RTC, or • the entire chip. The whole clock system is stopped. Refer to register SYSCON 1. | <ul style="list-style-type: none"> • All enabled external interrupts • NMI • RTC timer (in asynchronous mode) • PEC requests • ASC interface • SSC interface |
| Power down mode | The program stops execution (instruction PWRDN) and turns off the clocks for the CPU and for all peripherals; ports optionally. | <ul style="list-style-type: none"> • Reset |

Note: Peripherals Management enables the user to control (via software) the clock of selected peripherals. Refer to register SYSCON 3.

- C165H power requirement in individual modes is described in **DC Characteristics, Table 77**

1.2 Logic Symbol

The C165H logic symbol is shown in **Figure 1** below.




Figure 1 C165H Logic Symbol

1.3 Pinning Diagram

Figure 2 shows the pinning diagram of the C165H.




Figure 2 Pinning Diagram of the C165H

1.4 Typical Applications

1.4.1 ISDN NT and PBX Applications

C165H is designed to manage control message and data flow between the ISDN S/U transceiver and a Personal Computer. Data and message transfer is possible between either two of the following physical interfaces: IOM-2 interface or local memory via 16-bit μ P-interface. Since the IOM-2 is transparently accessible, additional IOM-2 devices such as CODEC, Voice-Encrypter or Voice-Codec devices can be accessed e.g. via the second IOM-2 channel (IC1/IC2).

Figure 3 gives a general overview of the ISDN NT/PBX application for C165H.




Figure 3 C165H in High Feature Intelligent Network Terminations

Note: In IOM-2 LT mode for PBX systems, when additional external D-channel controllers are used, the DRDY signal to control the access has to be connected to an external fast interrupt. Within the terminal mode, this arbitration can be done with the Stop/Go bit on IOM-2.

2 Pin Descriptions

2.1 C165H Pin Diagram




Figure 4 C165H Pin Configuration

2.2 C165H Pin Definitions and Functions

Table 2 Microprocessor Bus and Control Signals

| Pin No. | Symbol | Input (I) Output (O) | Function | | | | | | | | | | | | | | | | | | |
|-----------------------------------|---|-------------------------|--|------------------|-------|--------|------------|-------|-------|------------|-----|--------|------------------|-------|--------|------------|---------|---------|------------|--------|----------|
| 60-63, 66-69, 70-71, 77-78, 81-84 | PORT0: P0L0- P0L7, P0H0- P0H7 | I/O | <p>PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bitwise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance. In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in demultiplexed bus modes.</p> <p>Demultiplexed bus modes:</p> <table> <tr> <td>Data Path Width:</td> <td>8-bit</td> <td>16-bit</td> </tr> <tr> <td>P0L0-P0L7:</td> <td>D0-D7</td> <td>D0-D7</td> </tr> <tr> <td>P0H0-P0H7:</td> <td>I/O</td> <td>D8-D15</td> </tr> </table> <p>Multiplexed bus modes:</p> <table> <tr> <td>Data Path Width:</td> <td>8-bit</td> <td>16-bit</td> </tr> <tr> <td>P0L0-P0L7:</td> <td>AD0-AD7</td> <td>AD0-AD7</td> </tr> <tr> <td>P0H0-P0H7:</td> <td>A8-A15</td> <td>AD8-AD15</td> </tr> </table> | Data Path Width: | 8-bit | 16-bit | P0L0-P0L7: | D0-D7 | D0-D7 | P0H0-P0H7: | I/O | D8-D15 | Data Path Width: | 8-bit | 16-bit | P0L0-P0L7: | AD0-AD7 | AD0-AD7 | P0H0-P0H7: | A8-A15 | AD8-AD15 |
| Data Path Width: | 8-bit | 16-bit | | | | | | | | | | | | | | | | | | | |
| P0L0-P0L7: | D0-D7 | D0-D7 | | | | | | | | | | | | | | | | | | | |
| P0H0-P0H7: | I/O | D8-D15 | | | | | | | | | | | | | | | | | | | |
| Data Path Width: | 8-bit | 16-bit | | | | | | | | | | | | | | | | | | | |
| P0L0-P0L7: | AD0-AD7 | AD0-AD7 | | | | | | | | | | | | | | | | | | | |
| P0H0-P0H7: | A8-A15 | AD8-AD15 | | | | | | | | | | | | | | | | | | | |
| 87-90, 93-96, 99-103, 109-111 | PORT1: P1L0- P1L7, P1H0- P1H7 | I/O | <p>PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bitwise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode (see Chapter 7.3).</p> | | | | | | | | | | | | | | | | | | |

Table 2 Microprocessor Bus and Control Signals (cont'd)

| Pin No. | Symbol | Input (I) Output (O) | Function |
|-----------|----------------------------|-------------------------|--|
| 31, 37-42 | P4.0 - P4.6 | I/O O O | <p>PORT4 is an 7-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, Port4 can be used to output the segment address lines:</p> <p>P40 A16 Least Significant Segment Address Line</p> <p>... </p> <p>P4.6 A22 Most Significant Segment Address Line</p> |
| 114 | $\overline{\text{RSTIN}}$ | I | Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the device. An internal pull-up resistor permits power-on reset using only a capacitor connected to V_{SS} . |
| 115 | $\overline{\text{RSTOUT}}$ | O | Internal Reset Indication Output. This pin is set to a low level when the C165H is executing either a hardware-, software- or a watchdog timer reset. $\overline{\text{RSTOUT}}$ remains low until the C165H has initialized itself. |
| 116 | $\overline{\text{NMI}}$ | I | Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the $\overline{\text{PWRDN}}$ (power down) instruction is executed, the $\overline{\text{NMI}}$ pin must be low in order to <u>force</u> the CPU to go into power down mode. If $\overline{\text{NMI}}$ is high, when $\overline{\text{PWRDN}}$ is executed, the device will <u>continue</u> to run in normal mode. If not used, pin $\overline{\text{NMI}}$ should be pulled high externally. |

Pin Descriptions
Table 2 Microprocessor Bus and Control Signals (cont'd)

| Pin No. | Symbol | Input (I) Output (O) | Function |
|---------------------|---------------------|--|---|
| 117-121, 124-126 | P6.0- P6.7 | O I/O O ... O I O O | <p>Port6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port6 outputs can be configured as push/pull or open-drain drivers.</p> <p>P6.0 $\overline{CS0}$ Chip Select 0 Output</p> <p>... $\overline{...}$...</p> <p>P6.4 $\overline{CS4}$ Chip Select 4 Output</p> <p>P6.5 \overline{HOLD} External Master Hold Request Input</p> <p>P6.6 \overline{HLDA} Hold Acknowledge Output</p> <p>P6.7 \overline{BREQ} Bus Request Output</p> |
| 131-134, 137-140 | P2.0- P2.7 | I/O I I | <p>PORT2 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port2 outputs can be configured as push/pull or open-drain drivers.</p> <p>P2.0 EX0IN Fast External Interrupt 0 Input</p> <p>P2.7 EX7IN Fast External Interrupt 7 Input</p> |
| 53 | \overline{RD} | O | External Memory Read Strobe. \overline{RD} is activated for every external instruction or data read access. |
| 54 | $\overline{WR/WRL}$ | O | External Memory Write Strobe. In \overline{WR} mode this pin is activated for every external data write access. In \overline{WRL} mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection. |
| 56 | ALE | O | Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes. |

Pin Descriptions

Table 2 Microprocessor Bus and Control Signals (cont'd)

| Pin No. | Symbol | Input (I) Output (O) | Function |
|---------|---------------------------|-------------------------|--|
| 55 | $\overline{\text{READY}}$ | I | Ready Input. When the ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to an low level. |
| 57 | $\overline{\text{EA}}$ | I | External Access Enable pin. A low level at this pin during and after Reset forces the CPU to begin instruction execution out of external memory. Note: This pin must always be set to '0'. |
| 45-50 | P7.0- P7.5 | I/O | PORT7 is an 6-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port7 outputs are push/pull drivers. P7.0 GPIO0 ... P7.5 GPIO5 |

Table 4 IOM-2 Interface Signals

| Pin No. | Symbol | Input (I) Output (O) | Function |
|---------|--------|-------------------------|--|
| 9 | DU | I/O, OD | IOM-2 Data Upstream Signal pin. (From subscriber to network). For the pin configured as input, the output driver is put into high-impedance state. Open-drain. |
| 10 | DD | I/O, OD | IOM-2 Data Downstream Signal pin. (From network to subscriber). For the pin configured as input, the output driver is put into high-impedance state. Open-drain. |
| 11 | DCL | I | IOM-2 Data Clock Signal Input pin |
| 12 | FSC | I | IOM-2 Frame Sync. Clock Signal Input pin |

Table 5 Clock Interface Signals

| Pin No. | Symbol | Input (I) Output (O) | Function |
|---------|---------|-------------------------|--|
| 15 | XTAL1 | I | External crystal input to the on-chip oscillator. Clock input for direct driven clock without using an external crystal. Function is determined by the CLKMODE pin. |
| 16 | XTAL2 | O | Output from the oscillator amplifier circuit. To clock the C165H from an external source, drive XTAL1, while XTAL2 leaving unconnected. Minimum and maximum high/low and rise/fall times specified in the AC characteristics must be observed. |
| 13 | CLKMODE | I | Clock Mode Select pin. CLKMODE must be set to LOW if an external crystal is used. Set to HIGH signal enables the direct clock input path and switches the internal oscillator in power down mode. |

Table 6 Boundary Scan / JTAG / Test Interface Signals/OCDS

| Pin No. | Symbol | Input (I) Output (O) | Function |
|---------|--------------------------|-------------------------|--|
| 3 | TCK | I | Boundary Scan Test Clock Input. There is no internal pull device implemented. During normal operation, it is recommended to connect TCK to VSS. |
| 4 | TDI | I | Boundary Scan Test Data Input. An internal pull-up device is connected to TDI. During normal operation, TDI can be left open. |
| 5 | TDO | O | Boundary Scan Test Data Output. During normal operation, the output TDO can be left open. |
| 6 | TMS | I | Boundary Scan Test Mode Select Input, internal pull-up. |
| 144 | $\overline{\text{TRST}}$ | I | <p>Boundary Scan Test Reset. There is an internal pull-up device implemented. $\overline{\text{TRST}}$ is low active, which means the boundary scan tap controller resets while $\overline{\text{TRST}} = '0'$.</p> <p>For normal operation,</p> <ul style="list-style-type: none"> • $\overline{\text{TRST}}$ can be connected to LOW signal (using '0' signal or external pull-down device) to keep the tap controller in reset mode, or • $\overline{\text{TRST}}$ can be left open. In this case, the reset is performed using the TMS/TCK signals according to IEEE 1149.1 <p>In boundary scan test mode, $\overline{\text{TRST}}$ can be left open, since the internal pull-up device provides the necessary HIGH signal.</p> |
| 143 | TEST | I | <p>Test Mode Enable Pin. HIGH signal enables the chip internal test mode.</p> <p>Note: In normal operation, TEST must be connected to VSS (LOW signal) since no internal Pull-Down resistor is provided.</p> |