

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









SC16IS752; SC16IS762

Dual UART with I²C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support

Rev. 9 — 22 March 2012

Product data sheet

1. General description

The SC16IS752/SC16IS762 is an I²C-bus/SPI bus interface to a dual-channel high performance UART offering data rates up to 5 Mbit/s, low operating and sleeping current; it also provides the application with 8 additional programmable I/O pins. The device comes in very small HVQFN32 and TSSOP28 packages, which makes it ideally suitable for hand-held, battery-operated applications. This chip enables seamless protocol conversion from I²C-bus/SPI to RS-232/RS-485 and is fully bidirectional.

The SC16IS762 differs from the SC16IS752 in that it supports SPI clock speeds up to 15 Mbit/s instead of the 4 Mbit/s supported by the SC16IS752, and in that it supports IrDA SIR up to 1.152 Mbit/s. In all other aspects, the SC16IS762 is functionally and electrically the same as the SC16IS752.

The SC16IS752/SC16IS762's internal register set is backward compatible with the widely used and widely popular 16C450. This allows the software to be easily written or ported from another platform.

The SC16IS752/SC16IS762 also provides additional advanced features such as auto hardware and software flow control, automatic RS-485 support and software reset. This allows the software to reset the UART at any moment, independent of the hardware reset signal.

2. Features and benefits

2.1 General features

- Dual full-duplex UART
- I²C-bus or SPI interface selectable
- 3.3 V or 2.5 V operation
- Industrial temperature range: -40 °C to +95 °C
- 64 bytes FIFO (transmitter and receiver)
- Fully compatible with industrial standard 16C450 and equivalent
- Baud rates up to 5 Mbit/s in 16× clock mode
- Auto hardware flow control using RTS/CTS
- Auto software flow control with programmable Xon/Xoff characters
- Single or double Xon/Xoff characters
- Automatic RS-485 support (automatic slave address detection)
- Up to eight programmable I/O pins
- RS-485 driver direction control via RTS signal



- RS-485 driver direction control inversion
- Built-in IrDA encoder and decoder supporting IrDA SIR with speeds up to 115.2 kbit/s
- SC16IS762 supports IrDA SIR with speeds up to 1.152 Mbit/s¹
- Software reset
- Transmitter and receiver can be enabled/disabled independent of each other
- Receive and Transmit FIFO levels
- Programmable special character detection
- Fully programmable character formatting
 - ◆ 5-bit, 6-bit, 7-bit or 8-bit character
 - Even, odd, or no parity
 - \bullet 1, 1½, or 2 stop bits
- Line break generation and detection
- Internal Loopback mode
- Sleep current less than 30 μA at 3.3 V
- Industrial and commercial temperature ranges
- 5 V tolerant inputs
- Available in HVQFN32 and TSSOP28 packages

2.2 I²C-bus features

- Noise filter on SCL/SDA inputs
- 400 kbit/s (maximum)
- Compliant with I²C-bus Fast mode
- Slave mode only

2.3 SPI features

- SC16IS752 supports 4 Mbit/s maximum SPI clock speed
- SC16IS762 supports 15 Mbit/s maximum SPI clock speed
- Slave mode only
- SPI Mode 0

3. Applications

- Factory automation and process control
- Portable and battery operated devices
- Cellular data devices

SC16IS752_SC16IS762


Please note that IrDA SIR at 1.152 Mbit/s is not compatible with IrDA MIR at that speed. Please refer to application notes for usage of IrDA SIR at 1.152 Mbit/s.

4. Ordering information

Table 1. Ordering information

Type number	Package						
	Name Description						
SC16IS752IPW	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm					
SC16IS762IPW							
SC16IS752IBS	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals;					
SC16IS762IBS		body $5 \times 5 \times 0.85$ mm					


5. Block diagram




SC16IS752_SC16IS762

6. Pinning information

6.1 Pinning





6.2 Pin description

Table 2. Pin description

is selected by I2C/SPI pin, this pin is the SPI chip select pin (Schmitt-trigger active LOW), IIP C-bus configuration is selected by I2C/SPI pin, this pin along with A1 pin allows user to change the device base address. To select the device address, please refer to Table 32. CTSA 2 31 UART clear to send (active LOW), channel A. A logic 0 (LOW) on the CTSA pin indicates the modem or data set is ready to accept transmit data from the SC16IS752/SC18IS762. Status can be lested by readin MSRI4J. This pin only affects the transmit and receive operations whe Auto-CTS function is enabled via the Enhanced Features Register EFR[7] for hardware flow control operation. CTSB 16 15 UART clear to send (active LOW), channel B. A logic 0 on the CTSB pindicates the modern or data set is ready to accept transmit data from SC16IS752/SC16IS762. Status can be tested by reading MSRI4J. This pin only affects the transmit and receive operations when Auto-CTS indicates the modern or data set is ready to accept transmit data from SC16IS752/SC16IS762. Status can be tested by reading MSRI4J. This pin only affects the transmit and receive operations when Auto-CTS indicates the modern or data set is ready to accept transmit data from the SC16IS752/SC16IS762. Status can be tested by reading MSRI4J. This pin only affects the transmit and receive operations when Auto-CTS function is enabled via the Enhanced Features Register EFR[7] for hardware flow control operation. IRQ 15 14 0	Symbol	Pin		Type	Description		
is selected by I2C/SPI pin, this pin is the SPI chip select pin (Schmitt-rigger active LOW), If IPC-bus configuration is selected by I2C/SPI pin, this pin along with A1 pin allows user to change the device base address. To select the device address, please refer to Table 32. CTSA 2 31		TSSOP28	HVQFN32				
UART clear to send (active LOW), channel A. A logic 0 (LOW) on the CTSA pin indicates the modem or data set is ready to accept transmit data from the SCIBISTS2/SCIBISTS2. Status can be tested by readin MSR[4]. This pin only affects the transmit and receive operations whe Auto-CTS function is enabled via the Enhanced Features Register EFR[7] for hardware flow control operation. CTSB 16 15 I UART clear to send (active LOW), channel B. A logic 0 on the CTSB indicates the modem or data set is ready to accept transmit data from the SCIBISTS2/SCIBISTS2/SCIBISTS2. Status can be tested by reading MSR[4]. This pin only affects the transmit and receive operations when Auto-CTS function is enabled via the Enhanced Features Register EFR[7] for hardware flow control operation. IEC/SPI 9 6 I PC-bus or SPI interface select. PC-bus interface is selected if this pin at logic HIGH. SPI interface is selected if this pin at logic HIGH. SPI interface is selected if this pin at logic HIGH. SPI interface is selected if this pin at logic HIGH. SPI interface is selected if this pin sources are enabled in the Interrupt Enable Register (IER). Interrupt conditions include: change of state of the input is, receiver errors, available receiver buffer data, available transmit buffer space, or where modem status flag is detected. An external resist of Lor 3.3 V, 1.5 kΩ for 2.5 V) must be connected between this pin and Vop. SI/A1 11 8 I SPI data input pin or IPC-bus device address select A1. If SPI configuration is selected by I2C/SPI pin, this is the SPI data input pin. IPC-bus configuration is selected by I2C/SPI pin, this is the SPI data input pin. IPC-bus configuration is selected by I2C/SPI pin, this is a 3-stateable output pin. If IPC-bus configuration is selected by the I2C/SPI pin, this pin is undefined and must be left as not connected. SCL/SCLK 13 10 I PC-bus or SPI input clock. SCDA 14 11 I/O Programmable I/O pin or modem DSRBIJ GPIO1/TRB 19 18 I/O Programmable I/O pin or modem DSRBIJ GPIO1/TRB 19 18 I/O Programmable I/O pin	CS/A0	10	7	I	(Schmitt-trigger active LOW). If I ² C-bus configuration is selected by I2C/SPI pin, this pin along with A1 pin allows user to change the device's		
CTSA pin indicates the modem or data set is ready to accept transmit data from the SC16IS752/SC16IS762. Status can be tested by readin MSR[4]. This pin only affects the transmit and receive operations whe Auto-CTS function is enabled via the Enhanced Features Register EFR[7] for hardware flow control operation. CTSB					To select the device address, please refer to <a>Table 32 .		
indicates the modem or data set is ready to accept transmit data from SC16IS752/SC16IS762. Status can be tested by reading MSR[4]_This pin only affects the transmit and receive operations when Auto-CTS function is enabled via the Enhanced Features Register EFR[7] for hardware flow control operation. IZC/SPI 9 6 I I I²C-bus or SPI interface select. I²C-bus interface is selected if this pin at logic HIGH. SPI interface select. I²C-bus interface is selected if this pin is at logic LOW. IRQ 15 14 O Interrupt (open-drain, active LOW). Interrupt is enabled when interrupt sources are enabled in the Interrupt Enable Register (IER). Interrupt conditions include: change of state of the input pins, receiver errors, available receiver buffer data, available transmit buffer space, or when modem status flag is detected. An external resistor (1 kΩ for 3.3 V, 1.5 kΩ for 2.5 V) must be connected between this pin and V _{DD} . SI/A1 11 8 I SPI data input pin or I²C-bus device address select A1. If SPI configuration is selected by IZC/SPI pin, this is the SPI data input pin. A0 pin allows user to change the slave base address. To select the device address, please refer to Table 32. SO 12 9 O SPI data output pin. If SPI configuration is selected by IZC/SPI pin, this a 3-stateable output pin. If I²C-bus configuration is selected by IZC/SPI pin, this a 3-stateable output pin. If I²C-bus configuration is selected by IZC/SPI pin, this pin is undefined and must be left as not connected. SCL/SCLK 13 10 I I I²C-bus or SPI input clock. SDA 14 11 I/O Programmable I/O pin or modem DSRBILI GPIO1/DTRB 19 18 I/O Programmable I/O pin or modem DTRBILI GPIO2/DB 20 19 I/O Programmable I/O pin or modem DTRBILI GPIO3/RIB 21 20 I/O Programmable I/O pin or modem DTRBILI GPIO3/RIB 21 20 I/O Programmable I/O pin or modem DTRBILI GPIO4/DSRA 25 24 I/O Programmable I/O pin or modem DTRBILI GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRBILI GPIO5/DTRA 26 I/O Programmable I/O pin or modem DTRBILI	CTSA	2	31	1	CTSA pin indicates the modem or data set is ready to accept transmit data from the SC16IS752/SC16IS762. Status can be tested by reading MSR[4]. This pin only affects the transmit and receive operations when Auto-CTS function is enabled via the Enhanced Features Register		
at logic HIGH. SPI interface is selected if this pin is at logic LOW. IRQ 15 14 0 Interrupt (open-drain, active LOW). Interrupt is enabled when interrupt sources are enabled in the Interrupt is enabled when interrupt conditions include: change of state of the input pins, receiver errors, available receiver buffer data, available transmit buffer space, or when modern status flag is detected. An external resistor (1 kΩ for 3.3 V, 1.5 kΩ for 2.5 V) must be connected between this pin and V pD. SI/A1 11 8 SPI data input pin or I²C-bus device address select A1. If SPI configuration is selected by I2C/SPI pin, this is the SPI data input pin. I²C-bus configuration is selected by I2C/SPI pin, this pin along with the A0 pin allows user to change the slave base address. To select the device address, please refer to Table 32. SO 3PI data output pin. If SPI configuration is selected by I2C/SPI pin, this a 3-stateable output pin. If I²C-bus configuration is selected by the I2C/SPI pin, this pin is undefined and must be left as not connected. SCL/SCLK 13 10 I I²C-bus or SPI input clock. SDA 14 11 I/O I²C-bus data input/output, open-drain if I²C-bus configuration is selected by I2C/SPI pin. If SPI configuration is selected, this is not used and must be connected to V _{SS} . GPIO0/DSRB 18 17 I/O Programmable I/O pin or modem DSRBU1 GPIO2/CDB 20 19 I/O Programmable I/O pin or modem DTRBU1 GPIO3/RIB 21 20 I/O Programmable I/O pin or modem DTRBU1 GPIO3/RIB 21 20 I/O Programmable I/O pin or modem DSRAI2 GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRAI2 GPIO6/CDA 27 26 I/O Programmable I/O pin or modem DTRAI2	CTSB	16	15	I	function is enabled via the Enhanced Features Register EFR[7] for		
sources are enabled in the Interrupt Enable Register (IER). Interrupt conditions include: change of state of the input pins, receiver errors, available receiver buffer data, available transmit buffer space, or when modem status flag is detected. An external resistor (1 kΩ for 3.3 V, 1.5 kΩ for 2.5 V) must be connected between this pin and V _{DD} . SI/A1 11 8 I SPI data input pin or I²C-bus device address select A1. If SPI configuration is selected by I2C/SPI pin, this is the SPI data input pin. If I²C-bus configuration is selected by I2C/SPI pin, this pin along with the A0 pin allows user to change the slave base address. To select the device address, please refer to Table 32. SO 12 9 O SPI data output pin. If SPI configuration is selected by I2C/SPI pin, this a 3-stateable output pin. If I²C-bus configuration is selected by the I2C/SPI pin, this pin is undefined and must be left as not connected. SCL/SCLK 13 10 I I²C-bus or SPI input clock. SDA 14 11 I/O I²C-bus data input/output, open-drain if I²C-bus configuration is selected by the I2C/SPI pin. If SPI configuration is selected, this is not used and must be connected to V _{SS} . GPIO0/DSRB 18 17 I/O Programmable I/O pin or modem DSRBI!1 GPIO1/DTRB 19 18 I/O Programmable I/O pin or modem CDBI!1 GPIO3/RIB 21 20 I/O Programmable I/O pin or modem DSRAI?2	I2C/SPI	9	6	I	I ² C-bus or SPI interface select. I ² C-bus interface is selected if this pin is at logic HIGH. SPI interface is selected if this pin is at logic LOW.		
configuration is selected by I2C/SPI pin, this is the SPI data input pin. I ² C-bus configuration is selected by I2C/SPI pin, this pin along with the A0 pin allows user to change the slave base address. To select the device address, please refer to Table 32. SO 12 9 O SPI data output pin. If SPI configuration is selected by I2C/SPI pin, this a 3-stateable output pin. If I ² C-bus configuration is selected by the I2C/SPI pin, this pin is undefined and must be left as not connected. SCL/SCLK 13 10 I I ² C-bus or SPI input clock. SDA 14 11 I/O I ² C-bus data input/output, open-drain if I ² C-bus configuration is select by I2C/SPI pin. If SPI configuration is selected, this is not used and must be connected to V _{SS} . GPIO0/DSRB 18 17 I/O Programmable I/O pin or modem DSRB[1] GPIO1/DTRB 19 18 I/O Programmable I/O pin or modem DTRB[1] GPIO2/CDB 20 19 I/O Programmable I/O pin or modem RIB[1] GPIO3/RIB 21 20 I/O Programmable I/O pin or modem RIB[1] GPIO4/DSRA 25 24 I/O Programmable I/O pin or modem DTRA[2] GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRA[2] GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA[2]	ĪRQ	15	14	0	conditions include: change of state of the input pins, receiver errors, available receiver buffer data, available transmit buffer space, or when a modem status flag is detected. An external resistor (1 $k\Omega$ for 3.3 V,		
a 3-stateable output pin. If I²C-bus configuration is selected by the I2C/SPI pin, this pin is undefined and must be left as not connected. SCL/SCLK 13 10 I I²C-bus or SPI input clock. SDA 14 11 I/O I²C-bus data input/output, open-drain if I²C-bus configuration is select by I2C/SPI pin. If SPI configuration is selected, this is not used and must be connected to V _{SS} . GPIO0/DSRB 18 17 I/O Programmable I/O pin or modem DSRB[1] GPIO1/DTRB 19 18 I/O Programmable I/O pin or modem DTRB[1] GPIO2/CDB 20 19 I/O Programmable I/O pin or modem CDB[1] GPIO3/RIB 21 20 I/O Programmable I/O pin or modem RIB[1] GPIO4/DSRA 25 24 I/O Programmable I/O pin or modem DSRA[2] GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRA[2] GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA[2]	SI/A1	11	8	I	configuration is selected by I2C/SPI pin, this is the SPI data input pin. If I ² C-bus configuration is selected by I2C/SPI pin, this pin along with the A0 pin allows user to change the slave base address. To select the		
SDA 14 11 1/O 1/2C-bus data input/output, open-drain if 1/2C-bus configuration is selected by 1/2C/SPI pin. If SPI configuration is selected, this is not used and muse connected to V _{SS} . GPIO0/DSRB 18 17 1/O 18 19 18 1/O 19 10 10 10 11 10 11 11 11 11	SO	12	9	0			
by I2C/SPI pin. If SPI configuration is selected, this is not used and multiple connected to V _{SS} . GPIO0/DSRB 18 17 I/O Programmable I/O pin or modem DSRB[1] GPIO1/DTRB 19 18 I/O Programmable I/O pin or modem DTRB[1] GPIO2/CDB 20 19 I/O Programmable I/O pin or modem CDB[1] GPIO3/RIB 21 20 I/O Programmable I/O pin or modem RIB[1] GPIO4/DSRA 25 24 I/O Programmable I/O pin or modem DSRA[2] GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRA[2] GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA[2]	SCL/SCLK	13	10	I	I ² C-bus or SPI input clock.		
GPIO1/DTRB 19 18 I/O Programmable I/O pin or modem DTRB[1] GPIO2/CDB 20 19 I/O Programmable I/O pin or modem CDB[1] GPIO3/RIB 21 20 I/O Programmable I/O pin or modem RIB[1] GPIO4/DSRA 25 24 I/O Programmable I/O pin or modem DSRA[2] GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRA[2] GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA[2]	SDA	14	11	I/O	I ² C-bus <u>data</u> input/output, open-drain if I ² C-bus configuration is selected by I2C/ \overline{SPI} pin. If SPI configuration is selected, this is not used and must be connected to V _{SS} .		
GPIO2/CDB 20 19 I/O Programmable I/O pin or modem CDB[1] GPIO3/RIB 21 20 I/O Programmable I/O pin or modem RIB[1] GPIO4/DSRA 25 24 I/O Programmable I/O pin or modem DSRA[2] GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRA[2] GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA[2]	GPIO0/DSRB	18	17	I/O	Programmable I/O pin or modem DSRB[1]		
GPIO3/RIB 21 20 I/O Programmable I/O pin or modem RIB GPIO4/DSRA 25 24 I/O Programmable I/O pin or modem DSRA GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA	GPIO1/DTRB	19	18	I/O	Programmable I/O pin or modem DTRB[1]		
GPIO4/DSRA 25 24 I/O Programmable I/O pin or modem DSRA[2] GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRA[2] GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA[2]	GPIO2/CDB	20	19	I/O	Programmable I/O pin or modem CDB[1]		
GPIO5/DTRA 26 25 I/O Programmable I/O pin or modem DTRA[2] GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA[2]	GPIO3/RIB	21	20	I/O	Programmable I/O pin or modem RIB[1]		
GPIO6/CDA 27 26 I/O Programmable I/O pin or modem CDA[2]	GPIO4/DSRA	25	24	I/O	Programmable I/O pin or modem DSRA[2]		
	GPIO5/DTRA	26	25	I/O	Programmable I/O pin or modem DTRA[2]		
GPIO7/RIA 28 27 I/O Programmable I/O pin or modem RIA[2]	GPIO6/CDA	27	26	I/O	Programmable I/O pin or modem CDA[2]		
all of that 20 27 // O I togrammable 1/0 pin of modelii that	GPIO7/RIA	28	27	I/O	Programmable I/O pin or modem RIA[2]		
	SC16IS752_SC16IS762			All IIIIOIIIIatio	on provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights res		

Table 2. Pin description ... continued

Symbol	Pin		Туре	Description			
	TSSOP28	HVQFN32					
RESET	5	2	I	Hardware reset (active LOW)[3]			
RTSA	1	30	0	UART request to send (active LOW), channel A. A logic 0 on the RTSA pin indicates the transmitter has data ready and waiting to send. Writing a logic 1 in the Modem Control Register MCR[1] will set this pin to a logic 0, indicating data is available. After a reset this pin is set to a logic 1. This pin only affects the transmit and receive operations when Auto-RTS function is enabled via the Enhanced Features Register (EFR[6]) for hardware flow control operation.			
RTSB	17	16	0	UART request to send (active LOW), channel B. A logic 0 on the RTSB pin indicates the transmitter has data ready and waiting to send. Writing a logic 1 in the Modem Control Register MCR[1] will set this pin to a logic 0, indicating data is available. After a reset this pin is set to a logic 1. This pin only affects the transmit and receive operations when Auto-RTS function is enabled via the Enhanced Features Register (EFR[6]) for hardware flow control operation.			
RXA	4	1	I	Channel A receiver input. During the local Loopback mode, the RXA input pin is disabled and TXA data is connected to the UART RXA input internally.			
RXB	24	23	I	Channel B receiver input. During the local Loopback mode, the RXB input pin is disabled and TXB data is connected to the UART RXB input internally.			
TXA	3	32	0	Channel A transmitter output. During the local Loopback mode, the TXA output pin is disabled and TXA data is internally connected to the UART RXA input.			
TXB	23	22	0	Channel B transmitter output. During the local Loopback mode, the TXB output pin is disabled and TXB data is internally connected to the UART RXB input.			
V_{DD}	8	5, 13, 28	-	Power supply			
V _{SS}	22	12, 21, 29 <mark>[4]</mark>	-	Ground			
V _{SS}	-	center pad ^[4]	-	The center pad on the back side of the HVQFN32 package is metallic and should be connected to ground on the printed-circuit board.			
XTAL1	6	3	I	Crystal input or external clock input. A crystal can be connected between XTAL1 and XTAL2 to form an internal oscillator circuit (see Figure 11). Alternatively, an external clock can be connected to this pin.			
XTAL2	7	4	0	Crystal output. (See also XTAL1.) XTAL2 is used as a crystal oscillator output ^[5] .			

^[1] Selectable with IOControl register bit 2.

^[2] Selectable with IOControl register bit 1.

^[3] See Section 7.4 "Hardware Reset, Power-On Reset (POR) and Software Reset".

^[4] HVQFN32 package die supply ground is connected to both V_{SS} pins and exposed center pad. V_{SS} pins must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

^[5] XTAL2 should be left open when XTAL1 is driven by an external clock.

7. Functional description

The UART will perform serial-to-I²C-bus conversion on data characters received from peripheral devices or modems, and I²C-bus-to-serial conversion on data characters transmitted by the host. The complete status of the SC16IS752/SC16IS762 UART can be read at any time during functional operation by the host.

The SC16IS752/SC16IS762 can be placed in an alternate mode (FIFO mode) relieving the host of excessive software overhead by buffering received/transmitted characters. Both the receiver and transmitter FIFOs can store up to 64 characters (including three additional bits of error status per character for the receiver FIFO) and have selectable or programmable trigger levels.

The SC16IS752/SC16IS762 has selectable hardware flow control and software flow control. Hardware flow control significantly reduces software overhead and increases system efficiency by automatically controlling serial data flow using the RTS output and CTS input signals. Software flow control automatically controls data flow by using programmable Xon/Xoff characters.

The UART includes a programmable baud rate generator that can divide the timing reference clock input by a divisor between 1 and $(2^{16} - 1)$.

7.1 Trigger levels

The SC16IS752/SC16IS762 provides independently selectable and programmable trigger levels for both receiver and transmitter interrupt generation. After reset, both transmitter and receiver FIFOs are disabled and so, in effect, the trigger level is the default value of one character. The selectable trigger levels are available via the FIFO Control Register (FCR). The programmable trigger levels are available via the Trigger Level Register (TLR). If TLR bits are cleared, then selectable trigger level in FCR is used. If TLR bits are not cleared, then programmable trigger level in TLR is used.


7.2 Hardware flow control

Hardware flow control is comprised of Auto-CTS and Auto-RTS (see <u>Figure 4</u>). Auto-CTS and Auto-RTS can be enabled/disabled independently by programming EFR[7:6].

With Auto-CTS, CTS must be active before the UART can transmit data.


Auto-RTS only activates the RTS output when there is enough room in the FIFO to receive data and de-activates the RTS output when the RX FIFO is sufficiently full. The halt and resume trigger levels in the Transmission Control Register (TCR) determine the levels at which RTS is activated/deactivated. If TCR bits are cleared, then selectable trigger levels in FCR are used in place of TCR.

If both Auto-CTS and Auto-RTS are enabled, when RTS is connected to CTS, data transmission does not occur unless the receiver FIFO has empty space. Thus, overrun errors are eliminated during hardware flow control. If not enabled, overrun errors occur if the transmit data rate exceeds the receive FIFO servicing latency.




7.2.1 Auto-RTS

Figure 5 shows RTS functional timing. The receiver FIFO trigger levels used in Auto-RTS are stored in the TCR. RTS is active if the RX FIFO level is below the halt trigger level in TCR[3:0]. When the receiver FIFO halt trigger level is reached, RTS is de-asserted. The sending device (for example, another UART) may send an additional character after the trigger level is reached (assuming the sending UART has another character to send) because it may not recognize the de-assertion of RTS until it has begun sending the additional character. RTS is automatically reasserted once the receiver FIFO reaches the resume trigger level programmed via TCR[7:4]. This re-assertion allows the sending device to resume transmission.



7.2.2 Auto-CTS

<u>Figure 6</u> shows <u>CTS</u> functional timing. <u>The transmitter circuitry checks CTS</u> before sending the next data character. When <u>CTS</u> is active, the transmitter sends the next character. To stop the transmitter from sending the following character, <u>CTS</u> must be de-asserted before the middle of the last stop bit that is currently being sent. The <u>Auto-CTS</u> function reduces interrupts to the host system. When flow control is enabled, <u>CTS</u> level changes do not trigger host interrupts because the device automatically controls its own transmitter. Without Auto-<u>CTS</u>, the transmitter sends any data present in the transmit FIFO and a receiver overrun error may result.



- (1) When CTS is LOW, the transmitter keeps sending serial data out.
- (2) When CTS goes HIGH before the middle of the last stop bit of the current character, the transmitter finishes sending the current character, but it does not send the next character.
- (3) When CTS goes from HIGH to LOW, the transmitter begins sending data again.

Fig 6. CTS functional timing

7.3 Software flow control

Software flow control is enabled through the Enhanced Features Register and the Modem Control Register. Different combinations of software flow control can be enabled by setting different combinations of EFR[3:0]. Table 3 shows software flow control options.

Table 3. Software flow control options (EFR[3:0])

EFR[3]	EFR[2]	EFR[1]	EFR[0]	TX, RX software flow control
0	0	Χ	Χ	no transmit flow control
1	0	Χ	Χ	transmit Xon1, Xoff1
0	1	Χ	Χ	transmit Xon2, Xoff2
1	1	Χ	Χ	transmit Xon1 and Xon2, Xoff1 and Xoff2
Χ	Χ	0	0	no receive flow control
X	X	1	0	receiver compares Xon1, Xoff1
X	X	0	1	receiver compares Xon2, Xoff2
1	0	1	1	transmit Xon1, Xoff1
				receiver compares Xon1 or Xon2, Xoff1 or Xoff2
0	1	1	1	transmit Xon2, Xoff2
				receiver compares Xon1 or Xon2, Xoff1 or Xoff2
1	1	1	1	transmit Xon1 and Xon2, Xoff1 and Xoff2
				receiver compares Xon1 and Xon2, Xoff1 and Xoff2
0	0	1	1	no transmit flow control
				receiver compares Xon1 and Xon2, Xoff1 and Xoff2

Product data sheet

10 of 60

There are two other enhanced features relating to software flow control:

- Xon Any function (MCR[5]): Receiving any character will resume operation after recognizing the Xoff character. It is possible that an Xon1 character is recognized as an Xon Any character, which could cause an Xon2 character to be written to the RX FIFO.
- Special character (EFR[5]): Incoming data is compared to Xoff2. Detection of the special character sets the Xoff interrupt (IIR[4]) but does not halt transmission. The Xoff interrupt is cleared by a read of the Interrupt Identification Register (IIR). The special character is transferred to the RX FIFO.

7.3.1 Receive flow control

When software flow control operation is enabled, the SC16IS752/SC16IS762 will compare incoming data with Xoff1/Xoff2 programmed characters (in certain cases, Xoff1 and Xoff2 must be received sequentially). When the correct Xoff characters are received, transmission is halted after completing transmission of the current character. Xoff detection also sets IIR[4] (if enabled via IER[5]) and causes IRQ to go LOW.

To resume transmission, an Xon1/Xon2 character must be received (in certain cases Xon1 and Xon2 must be received sequentially). When the correct Xon characters are received, IIR[4] is cleared, and the Xoff interrupt disappears.


7.3.2 Transmit flow control

Xoff1/Xoff2 character is transmitted when the RX FIFO has passed the **halt** trigger level programmed in TCR[3:0], or the selectable trigger level in FCR[7:6].

Xon1/Xon2 character is transmitted when the RX FIFO reaches the **resume** trigger level programmed in TCR[7:4], or falls below the lower selectable trigger level in FCR[7:6].

The transmission of Xoff/Xon(s) follows the exact same protocol as transmission of an ordinary character from the FIFO. This means that even if the word length is set to be 5, 6, or 7 bits, then the 5, 6, or 7 least significant bits of Xoff1/Xoff2, Xon1/Xon2 will be transmitted. (Note that the transmission of 5, 6, or 7 bits of a character is seldom done, but this functionality is included to maintain compatibility with earlier designs.)

It is assumed that software flow control and hardware flow control will never be enabled simultaneously. Figure 7 shows an example of software flow control.



7.4 Hardware Reset, Power-On Reset (POR) and Software Reset

These three reset methods are identical and will reset the internal registers as indicated in Table 4.

Table 4 summarizes the state of register after reset.

Table 4. Register reset

•	
Register	Reset state
Interrupt Enable Register	all bits cleared
Interrupt Identification Register	bit 0 is set; all other bits cleared
FIFO Control Register	all bits cleared
Line Control Register	reset to 0001 1101 (0x1D)
Modem Control Register	all bits cleared
Line Status Register	bit 5 and bit 6 set; all other bits cleared
Modem Status Register	bits 3:0 cleared; bits 7:4 input signals
Enhanced Features Register	all bits cleared
Receive Holding Register	pointer logic cleared
Transmit Holding Register	pointer logic cleared
Transmission Control Register	all bits cleared
Trigger Level Register	all bits cleared
Transmit FIFO level	reset to 0100 0000 (0x40)
Receive FIFO level	all bits cleared
I/O direction	all bits cleared
I/O interrupt enable	all bits cleared
I/O control	all bits cleared
Extra Features Control Register	all bits cleared

Remark: Registers DLL, DLH, SPR, XON1, XON2, XOFF1, XOFF2 are not reset by the top-level reset signal RESET, POR and Software Reset, that is, they hold their initialization values during reset.

<u>Table 5</u> summarizes the state of output signals after reset.

Table 5. Output signals after reset

Signal	Reset state
TX	HIGH
RTS	HIGH
I/Os IRQ	inputs
ĪRQ	HIGH by external pull-up

7.5 Interrupts

The SC16IS752/SC16IS762 has interrupt generation and prioritization (seven prioritized levels of interrupts) capability. The interrupt enable registers (IER and IOIntEna) enable each of the seven types of interrupts and the $\overline{\text{IRQ}}$ signal in response to an interrupt generation. When an interrupt is generated, the IIR indicates that an interrupt is pending and provides the type of interrupt through IIR[5:0]. Table 6 summarizes the interrupt control functions.

Table 6. Summary of interrupt control functions


IIR[5:0]	Priority level	Interrupt type	Interrupt source
00 0001	none	none	none
00 0110	1	receiver line status	Overrun Error (OE), Framing Error (FE), Parity Error (PE), or Break Interrupt (BI) errors occur in characters in the RX FIFO
00 1100	2	RX time-out	stale data in RX FIFO
00 0100	2	RHR interrupt	receive data ready (FIFO disable) or RX FIFO above trigger level (FIFO enable)
00 0010	3	THR interrupt	transmit FIFO empty (FIFO disable) or TX FIFO passes above trigger level (FIFO enable)
00 0000	4	modem status	change of state of modem input pins
11 0000	5	I/O pins	input pins change of state
01 0000	6	Xoff interrupt	receive Xoff character(s)/special character
10 0000	7	CTS, RTS	RTS pin or CTS pin change state from active (LOW) to inactive (HIGH)

It is important to note that for the framing error, parity error, and break conditions, Line Status Register bit 7 (LSR[7]) generates the interrupt. LSR[7] is set when there is an error anywhere in the RX FIFO, and is cleared only when there are no more errors remaining in the FIFO. LSR[4:2] always represent the error status for the received character at the top of the RX FIFO. Reading the RX FIFO updates LSR[4:2] to the appropriate status for the new character at the top of the FIFO. If the RX FIFO is empty, then LSR[4:2] are all zeros.

For the Xoff interrupt, if an Xoff flow character detection caused the interrupt, the interrupt is cleared by an Xon flow character detection. If a special character detection caused the interrupt, the interrupt is cleared by a read of the IIR.


7.5.1 Interrupt mode operation

In Interrupt mode (if any bit of IER[3:0] is 1) the host is informed of the status of the receiver and transmitter by an interrupt signal, IRQ. Therefore, it is not necessary to continuously poll the Line Status Register (LSR) to see if any interrupt needs to be serviced. Figure 8 shows Interrupt mode operation.



7.5.2 Polled mode operation

In Polled mode (IER[3:0] = 0000) the status of the receiver and transmitter can be checked by polling the Line Status Register (LSR). This mode is an alternative to the FIFO Interrupt mode of operation where the status of the receiver and transmitter is automatically known by means of interrupts sent to the CPU. Figure 9 shows FIFO Polled mode operation.



7.6 Sleep mode

Sleep mode is an enhanced feature of the SC16IS752/SC16IS762 UART. It is enabled when EFR[4], the enhanced functions bit, is set **and** when IER[4] is set. Sleep mode is entered when:

- The serial data input line, RX, is idle (see <u>Section 7.7 "Break and time-out</u> conditions").
- · The TX FIFO and TX shift register are empty.
- · There are no interrupts pending except THR.

Remark: Sleep mode will not be entered if there is data in the RX FIFO.

In Sleep mode, the clock to the UART is stopped. Since most registers are clocked using these clocks, the power consumption is greatly reduced. The UART will wake up when any change is detected on the RX line, when there is any change in the state of the modem input pins, or if data is written to the TX FIFO.

Remark: Writing to the divisor latches DLL and DLH to set the baud clock must not be done during Sleep mode. Therefore, it is advisable to disable Sleep mode using IER[4] before writing to DLL or DLH.

7.7 Break and time-out conditions

When the UART receives a number of characters and these data are not enough to set off the receive interrupt (because they do not reach the receive trigger level), the UART will generate a time-out interrupt instead, 4 character times after the last character is received. The time-out counter will be reset at the center of each stop bit received or each time the receive FIFO is read.

A break condition is detected when the RX pin is pulled LOW for a duration longer than the time it takes to send a complete character plus start, stop and parity bits. A break condition can be sent by setting LCR[6], when this happens the TX pin will be pulled LOW until LSR[6] is cleared by the software.

7.8 Programmable baud rate generator

The SC16IS752/SC16IS762 UART contains a programmable baud rate generator that takes any clock input and divides it by a divisor in the range between 1 and ($2^{16} - 1$). An additional divide-by-4 prescaler is also available and can be selected by MCR[7], as shown in <u>Figure 10</u>. The output frequency of the baud rate generator is 16 × the baud rate. The formula for the divisor is:

$$divisor = \frac{\left(\frac{XTAL1\ crystal\ input\ frequency}{prescaler}\right)}{desired\ baud\ rate \times 16} \tag{1}$$


where:

prescaler = 1, when MCR[7] is set to logic 0 after reset (divide-by-1 clock selected) prescaler = 4, when MCR[7] is set to logic 1 after reset (divide-by-4 clock selected).

Remark: The default value of prescaler after reset is divide-by-1.

SC16IS752_SC16IS762

Figure 10 shows the internal prescaler and baud rate generator circuitry.



DLL and DLH must be written to in order to program the baud rate. DLL and DLH are the least significant and most significant byte of the baud rate divisor. If DLL and DLH are both zero, the UART is effectively disabled, as no baud clock will be generated.

Remark: The programmable baud rate generator is provided to select both the transmit and receive clock rates.

<u>Table 7</u> and <u>Table 8</u> show the baud rate and divisor correlation for crystal with frequency 1.8432 MHz and 3.072 MHz, respectively.


Figure 11 shows the crystal clock circuit reference.

Table 7. Baud rates using a 1.8432 MHz crystal

Desired baud rate (bit/s)	Divisor used to generate 16× clock	Percent error difference between desired and actual
50	2304	0
75	1536	0
110	1047	0.026
134.5	857	0.058
150	768	0
300	384	0
600	192	0
1200	96	0
1800	64	0
2000	58	0.69
2400	48	0
3600	32	0
4800	24	0
7200	16	0
9600	12	0
19200	6	0
38400	3	0
56000	2	2.86

Table 8. Baud rates using a 3.072 MHz crystal

Desired baud rate (bit/s)	Divisor used to generate 16x clock	Percent error difference between desired and actual
50	2304	0
75	2560	0
110	1745	0.026
134.5	1428	0.034
150	1280	0
300	640	0
600	320	0
1200	160	0
1800	107	0.312
2000	96	0
2400	80	0
3600	53	0.628
4800	40	0
7200	27	1.23
9600	20	0
19200	10	0
38400	5	0



8. Register descriptions

The programming combinations for register selection are shown in Table 9.

Table 9. Register map - read/write properties

Register name	Read mode	Write mode
RHR/THR	Receive Holding Register (RHR)	Transmit Holding Register (THR)
IER	Interrupt Enable Register (IER)	Interrupt Enable Register
IIR/FCR	Interrupt Identification Register (IIR)	FIFO Control Register (FCR)
LCR	Line Control Register (LCR)	Line Control Register
MCR	Modem Control Register (MCR)[1]	Modem Control Register[1]
LSR	Line Status Register (LSR)	n/a
MSR	Modem Status Register (MSR)	n/a
SPR	Scratchpad Register (SPR)	Scratchpad Register
TCR	Transmission Control Register (TCR)[2]	Transmission Control Register[2]
TLR	Trigger Level Register (TLR)[2]	Trigger Level Register[2]
TXLVL	Transmit FIFO Level register	n/a
RXLVL	Receive FIFO Level register	n/a
IODir	I/O pin Direction register	I/O pin Direction register
IOState	I/O pins State register	n/a
IOIntEna	I/O Interrupt Enable register	Interrupt Enable register
IOControl	I/O pins Control register	I/O pins Control register
EFCR	Extra Features Control Register	Extra Features Control Register
DLL	Divisor Latch LSB (DLL)[3]	Divisor Latch LSB ^[3]
DLH	Divisor Latch MSB (DLH)[3]	Divisor Latch MSB[3]
EFR	Enhanced Features Register (EFR)[4]	Enhanced Features Register[4]
XON1	Xon1 word ^[4]	Xon1 word ^[4]
XON2	Xon2 word ^[4]	Xon2 word ^[4]
XOFF1	Xoff1 word ^[4]	Xoff1 word ^[4]
XOFF2	Xoff2 word ^[4]	Xoff2 word ^[4]
-		

^[1] MCR[7] can only be modified when EFR[4] is set.

^[2] Accessible only when ERF[4] = 1 and MCR[2] = 1, that is, EFR[4] and MCR[2] are read/write enables.

^[3] Accessible only when LCR[7] is logic 1.

^[4] Accessible only when LCR is set to 1011 1111b (0xBF).

NXP Semiconductors

Register address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R/W
General reg	ister set[1]									
0x00	RHR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R
0x00	THR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	W
0x01	IER	CTS interrupt enable[2]	RTS interrupt enable[2]	Xoff ^[2]	Sleep mode[2]	modem status interrupt	receive line status interrupt	THR empty interrupt	RX data available interrupt	R/W
0x02	FCR	RX trigger level (MSB)	RX trigger level (LSB)	TX trigger level (MSB)[2]	TX trigger level (LSB)[2]	reserved[3]	TX FIFO reset ^[4]	RX FIFO reset ^[4]	FIFO enable	W
0x02	IIR <u>^[5]</u>	FIFO enable	FIFO enable	interrupt priority bit 4[2]	interrupt priority bit 3[2]	interrupt priority bit 2	interrupt priority bit 1	interrupt priority bit 0	interrupt status	R
0x03	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bit	word length bit 1	word length bit 0	R/W
0x04	MCR	clock divisor ^[2]	IrDA mode enable ^[2]	Xon Any ^[2]	loopback enable	reserved[3]	TCR and TLR enable ^[2]	RTS	DTR (IO5)	R/W
0x05	LSR	FIFO data error	THR and TSR empty	THR empty	break interrupt	framing error	parity error	overrun error	data in receiver	R
0x06	MSR	CD	RI	DSR	CTS	ΔCD	ΔRI	ΔDSR	ΔCTS	R
0x07	SPR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x06	TCR ⁶	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x07	TLR[6]	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
80x0	TXLVL	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R
0x09	RXLVL	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R
0x0A	IODir[7]	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x0B	IOState[7]	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x0C	IOIntEna 🔼	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x0D	reserved[3]	reserved[3]	reserved[3]	reserved[3]	reserved[3]	reserved[3]	reserved[3]	reserved[3]	reserved[3]	
0x0E	IOControl 17	reserved[3]	reserved[3]	reserved[3]	reserved[3]	UART software reset	I/O[3:0] or RIB, CDB, DTRB, DSRB	I/O[7:4] or RIA, CDA, DTRA, DSRA	latch	R/W
0x0F	EFCR	IrDA mode (slow/ fast)[8]	reserved[3]	auto RS-485 RTS output inversion	auto RS-485 RTS direction control	reserved ^[3]	transmitter disable	receiver disable	9-bit mode enable	R/W

S
C
_
6
S
7
5
N
u
S
C
1
0
S
7
0
D 3

NXP

Semiconductors

3 Table 10.	SC16IS752/SC16IS7	62 interna	I registers	continued
-------------	-------------------	------------	-------------	-----------

Register address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R/W
Special reg	gister set ^[9]									
0x00	DLL	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x01	DLH	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
Enhanced	register set[10]									
0x02	EFR	Auto CTS	Auto RTS	special character detect	enable enhanced functions	software flow control bit 3	software flow control bit 2	software flow control bit 1	software flow control bit 0	R/W
0x04	XON1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x05	XON2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x06	XOFF1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x07	XOFF2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W

- [1] These registers are accessible only when LCR[7] = logic 0.
- [2] This bit can only be modified if register bit EFR[4] is enabled.
- [3] These bits are reserved and should be set to logic 0.
- [4] After Receive FIFO or Transmit FIFO reset (through FCR [1:0]), the user must wait at least 2 × T_{clk} of XTAL1 before reading or writing data to RHR and THR respectively.
- [5] Burst reads on the serial interface (that is, reading multiple elements on the I²C-bus without a STOP or repeated START condition, or reading multiple elements on the SPI bus without de-asserting the CS pin), should not be performed on the IIR register.
- [6] These registers are accessible only when EFR[4] = logic 1, and MCR[2] = logic 1.
- [7] These registers apply to both channels.
- [8] IrDA mode slow/fast for SC16IS762, slow only for SC16IS752.
- [9] The Special Register set is accessible only when LCR[7] = logic 1 and LCR is not 0xBF.
- [10] Enhanced Features Registers are only accessible when LCR = 0xBF.

8.1 Receive Holding Register (RHR)

The receiver section consists of the Receive Holding Register (RHR) and the Receive Shift Register (RSR). The RHR is actually a 64-byte FIFO. The RSR receives serial data from the RX terminal. The data is converted to parallel data and moved to the RHR. The receiver section is controlled by the Line Control Register. If the FIFO is disabled, location zero of the FIFO is used to store the characters.

8.2 Transmit Holding Register (THR)

The transmitter section consists of the Transmit Holding Register (THR) and the Transmit Shift Register (TSR). The THR is actually a 64-byte FIFO. The THR receives data and shifts it into the TSR, where it is converted to serial data and moved out on the TX terminal. If the FIFO is disabled, location zero of the FIFO is used to store the byte. Characters are lost if overflow occurs.

8.3 Interrupt Enable Register (IER)

The Interrupt Enable Register (IER) enables each of the six types of <u>interrupt</u>, receiver error, RHR interrupt, THR interrupt, Modem Status, Xoff received, or <u>CTS/RTS</u> change of state from LOW to HIGH. The <u>IRQ</u> output signal is activated in response to interrupt generation. <u>Table 11</u> shows Interrupt Enable Register bit settings.

Table 11. Interrupt Enable Register bits description

Bit	Symbol	Description
7	IER[7] ^[1]	$\overline{\text{CTS}}$ interrupt enable. logic 0 = disable the $\overline{\text{CTS}}$ interrupt (normal default condition) logic 1 = enable the $\overline{\text{CTS}}$ interrupt
6	IER[6][1]	RTS interrupt enable. logic $0 = \text{disable the } \overline{\text{RTS}}$ interrupt (normal default condition) logic $1 = \text{enable the } \overline{\text{RTS}}$ interrupt
5	IER[5][1]	Xoff interrupt. logic 0 = disable the Xoff interrupt (normal default condition) logic 1 = enable the Xoff interrupt
4	IER[4][1]	Sleep mode. logic 0 = disable Sleep mode (normal default condition) logic 1 = enable Sleep mode. See Section 7.6 "Sleep mode" for details.
3	IER[3]	Modem Status interrupt. logic 0 = disable the Modem Status Register interrupt (normal default condition) logic 1 = enable the Modem Status Register interrupt Remark: See IOControl register bit 1 or bit 2 (in Table 29) for the description of how to program the pins as modem pins.
2	IER[2]	Receive Line Status interrupt. logic 0 = disable the receiver line status interrupt (normal default condition) logic 1 = enable the receiver line status interrupt

Table 11. Interrupt Enable Register bits description ...continued

Bit	Symbol	Description
1	IER[1]	Transmit Holding Register interrupt. logic 0 = disable the THR interrupt (normal default condition) logic 1 = enable the THR interrupt
0	IER[0]	Receive Holding Register interrupt. logic 0 = disable the RHR interrupt (normal default condition) logic 1 = enable the RHR interrupt

^[1] IER[7:4] can only be modified if EFR[4] is set, that is, EFR[4] is a write enable. Re-enabling IER[1] will not cause a new interrupt if the THR is below the threshold.

8.4 FIFO Control Register (FCR)

This is a write-only register that is used for enabling the FIFOs, clearing the FIFOs, setting transmitter and receiver trigger levels. Table 12 shows FIFO Control Register bit settings.

Table 12. FIFO Control Register bits description

Bit	Symbol	Description
7:6	FCR[7] (MSB), FCR[6] (LSB)	RX trigger. Sets the trigger level for the RX FIFO. 00 = 8 characters
		01 = 16 characters
		10 = 56 characters
		11 = 60 characters
5:4	FCR[5] (MSB),	TX trigger. Sets the trigger level for the TX FIFO.
	FCR[4] (LSB)	00 = 8 spaces
		01 = 16 spaces
		10 = 32 spaces
		11 = 56 spaces
		FCR[5:4] can only be modified and enabled when EFR[4] is set. This is because the transmit trigger level is regarded as an enhanced function.
3	FCR[3]	reserved
2	FCR[2][1]	Reset TX FIFO.
		logic 0 = no FIFO transmit reset (normal default condition)
		logic 1 = clears the contents of the transmit FIFO and resets the FIFO level logic (the Transmit Shift Register is not cleared or altered). This bit will return to a logic 0 after clearing the FIFO.
1	FCR[1][1]	Reset RX FIFO
		logic 0 = no FIFO receive reset (normal default condition)
		logic 1 = clears the contents of the receive FIFO and resets the FIFO level logic (the Receive Shift Register is not cleared or altered). This bit will return to a logic 0 after clearing the FIFO.
0	FCR[0]	FIFO enable
		logic $0 = \text{disable}$ the transmit and receive FIFO (normal default condition)
		logic 1 = enable the transmit and receive FIFO

^[1] FIFO reset logic requires at least two XTAL1 clocks, therefore, they cannot be reset without the presence of the XTAL1 clock.

Product data sheet

8.5 Interrupt Identification Register (IIR)

The IIR is a read-only 8-bit register which provides the source of the interrupt in a prioritized manner. Table 13 shows Interrupt Identification Register bit settings.

Table 13. Interrupt Identification Register bits description

Bit	Symbol	Description
7:6	IIR[7:6]	Mirror the contents of FCR[0].
5:1	IIR[5:1]	5-bit encoded interrupt. See <u>Table 14</u> .
0	IIR[0]	Interrupt status. logic 0 = an interrupt is pending logic 1 = no interrupt is pending

Table 14. Interrupt source

Priority level	IIR[5]	IIR[4]	IIR[3]	IIR[2]	IIR[1]	IIR[0]	Source of the interrupt
1	0	0	0	1	1	0	Receive Line Status error
2	0	0	1	1	0	0	Receiver time-out interrupt
2	0	0	0	1	0	0	RHR interrupt
3	0	0	0	0	1	0	THR interrupt
4	0	0	0	0	0	0	modem interrupt[1]
5	1	1	0	0	0	0	input pin change of state[1]
6	0	1	0	0	0	0	received Xoff signal/special character
7	1	0	0	0	0	0	CTS, RTS change of state from active (LOW) to inactive (HIGH)

^[1] Modem interrupt status must be read via MSR register and GPIO interrupt status must be read via IOState register.

8.6 Line Control Register (LCR)

This register controls the data communication format. The word length, number of stop bits, and parity type are selected by writing the appropriate bits to the LCR. <u>Table 15</u> shows the Line Control Register bit settings.

Table 15. Line Control Register bits description

Bit	Symbol	Description
7	LCR[7]	Divisor latch enable.
		logic 0 = divisor latch disabled (normal default condition)
		logic 1 = divisor latch enabled
6	LCR[6]	Break control bit. When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a logic 0 state). This condition exists until disabled by setting LCR[6] to a logic 0.
		logic 0 = no TX break condition (normal default condition)
		logic 1 = forces the transmitter output (TX) to a logic 0 to alert the communication terminal to a line break condition

Table 15. Line Control Register bits description ... continued

Table 13.	Line Contro	Line Control negister bits description continued			
Bit	Symbol	Description			
5	LCR[5]	Set parity. LCR[5] selects the forced parity format (if LCR[3] = logic 1).			
		logic 0 = parity is not forced (normal default condition).			
		LCR[5] = logic 1 and LCR[4] = logic 0: parity bit is forced to a logical 1 for the transmit and receive data.			
		LCR[5] = logic 1 and LCR[4] = logic 1: parity bit is forced to a logical 0 for the transmit and receive data.			
4	LCR[4]	Parity type select.			
		logic 0 = odd parity is generated (if LCR[3] = logic 1)			
		logic 1 = even parity is generated (if LCR[3] = logic 1)			
3	LCR[3]	Parity enable.			
		logic 0 = no parity (normal default condition)			
		logic 1 = a parity bit is generated during transmission and the receiver checks for received parity			
2	LCR[2]	Number of Stop bits. Specifies the number of stop bits.			
		0 to 1 stop bit (word length = 5, 6, 7, 8)			
		1 to 1.5 stop bits (word length = 5)			
		1 = 2 stop bits (word length = 6, 7, 8)			
1:0	LCR[1:0]	Word length bits 1, 0. These two bits specify the word length to be transmitted or received (see <u>Table 18</u>).			

Table 16. LCR[5] parity selection

LCR[5]	LCR[4]	LCR[3]	Parity selection
Χ	Χ	0	no parity
0	0	1	odd parity
0	1	1	even parity
1	0	1	forced parity '1'
1	1	1	forced parity '0'

Table 17. LCR[2] stop bit length

LCR[2]	Word length (bits)	Stop bit length (bit times)
0	5, 6, 7, 8	1
1	5	1½
1	6, 7, 8	2

Table 18. LCR[1:0] word length

LCR[1]	LCR[0]	Word length (bits)
0	0	5
0	1	6
1	0	7
1	1	8