## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## POWER MANAGEMENT

## Description

The SC2441 is a high-frequency triple output switching regulator controller. It consists of a dual out-of-phase synchronous step-down PWM controller with high-current output gate drives and a 1.7A integrated step-up switching regulator.

The dual-phase step-down controller of the SC2441 can be configured to provide two individually controlled and regulated outputs or a single output with shared current in each phase. The buck controller can operate from an input voltage of at least 4.72 V or they can run off a supply generated locally with the integrated boost regulator. This makes the SC2441 ideally suited for applications where a low-voltage input ( $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$, or 1.8 V ) is to be stepped down for lower voltage logic yet the input is too low to drive power MOSFET's efficiently. The boost regulator can be used to provide a third auxiliary output while generating the bias for the buck controllers.

Both the step-down controllers and the step-up regulator employ fixed frequency peak current-mode control for fast transient response. The master oscillator frequency can be programmed by the user.

Individual soft-start and overload shutdown timer are employed in each step-down controller for hiccup overload protection. In single-output configuration, the channel 1 timer controls the soft-start and overload shutdown functions of both controllers.

## Typical Application Circuit

## Features

## 2-Phase Synchronous step-down controllers

- 2-Phase Synchronous Continuous Conduction Mode For High Efficiency Step-down Converters
- Out of Phase Operation For Low Input Current Ripples
- Operates Up To 1MHz Per Channel
- Configurable Dual Outputs Or 2-Phase Single Output Operation with Peak Current Mode Control
- Excellent Current Sharing Between Phases
- Wide Input Voltage Range: 1.8 V to 15 V
- Duty Cycle Up to 90\%
- 0.5V Feedback Voltages For Low-Voltage Outputs
- Precision 50mV Current-Limit Threshold
- Patented Combi-sense Technique for High SNR of Cur-rent-Sensing
- Individual Soft-Start, Overload Shutdown and Enable


## Step-up Regulator

- Wide Input Voltage Range: 1.8 V to 15 V
- Operates At Twice The Individual Channel Frequency Of The Buck Controllers
- $0.23 \mathrm{~V} \mathrm{~V}_{\text {cesat }}$ Switch at 1 A
- Fixed Frequency with Current-Mode Control


## Common Features

- External Synchronization
- Industrial Temperature Range


## Applications

- Low Voltage Distributed DC-DC Converters
- Telecommunication Power Supplies
- Servers and base stations



## POWER MANAGEMENT

## Absolute Maximum Rating

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

| Parameter | Symbol | Maximum Ratings | Units |
| :---: | :---: | :---: | :---: |
| Input Voltages | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {PVIN }}$ | -0.3 to 20 | V |
| Supply Voltage For Step-Down Controller | $\mathrm{V}_{\mathrm{cc}}$ | -0.3 to 20 | V |
| High-Side Driver Supply Voltages | $\mathrm{V}_{\text {BST1 }}, \mathrm{V}_{\text {BST2 }}$ | -0.3 to 20 | V |
| FB1, FB2 Voltage | $\mathrm{V}_{\text {FB1 }}, \mathrm{V}_{\text {FB2 }}$ | -0.3 to 20 | V |
| COMP1, COMP2 Voltages | $\mathrm{V}_{\text {COMP1 }}, \mathrm{V}_{\text {COMP2 }}$ | -0.3 to 4.5 | V |
| CS1(+), CS1(-), CS2(+) and CS2(-) Voltages | $\mathrm{V}_{\mathrm{CS} 1(+),} \mathrm{V}_{\mathrm{CS1}(-),}, \mathrm{V}_{\mathrm{CS} 2(+)}, \mathrm{V}_{\mathrm{CS2}(-)}$ | -0.3 to 20 | V |
| SYNC/SHDN Voltage | $\mathrm{V}_{\mathrm{S} / \mathrm{S}}$ | -0.3 to 20 | V |
| ROSC Voltage | $\mathrm{V}_{\text {ROSC }}$ | -0.3 to 5 | V |
| SS1/EN1 AND SS2/EN2 Voltages | $\mathrm{V}_{\mathrm{ss} 1}, \mathrm{~V}_{\mathrm{ss} 2}$ | -0.3 to 6 | V |
| Peak Gate Drive Current | $\mathrm{I}_{G D H 1}, \mathrm{I}_{\mathrm{GDH} 2}, \mathrm{I}_{\mathrm{GDL} 1}, \mathrm{I}_{\mathrm{GDL2} 2}$ | 3 | A |
| Peak VPN1 and VPN2 Output Currents | $\mathrm{I}_{\mathrm{VPN} 1}, \mathrm{I}_{\mathrm{VPN} 2}$ | 100 | mA |
| FB3 Voltage | $\mathrm{V}_{\text {FB3 }}$ | 4 | V |
| COMP3 Voltage | $\mathrm{V}_{\text {comp3 }}$ | -0.3 to 2 | V |
| PH3 Voltage | $\mathrm{V}_{\text {PH3 }}$ | -0.3 to 35 | V |
| Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance Junction to Case | $\theta_{\text {Jc }}$ | 13 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Ambient | $\theta_{\text {JA }}$ | 84 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ | -60 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering) 10 sec | $\mathrm{T}_{\text {LEAD }}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

Unless specified: $V_{\text {VN }}=2 V, V_{\text {cc }}=V_{\text {BST1 }}=V_{\text {BST1 }}=8 V, S Y N C / \overline{S H D N}=2 V, R_{\text {osc }}=51.1 \mathrm{k} \Omega,-40^{\circ} \mathrm{C}<T_{A}=T_{J}<85^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Undervoltage Lockout |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{cc}}$ Start Threshold | $\mathrm{V}_{\text {cСTH }}$ | $\mathrm{V}_{\mathrm{cc}}$ Increasing |  | 4.65 | 4.72 | V |
| $\mathrm{V}_{\mathrm{cc}}$ UVLO Threshold | $\mathrm{V}_{\text {cctı }}$ | $\mathrm{V}_{\text {cc }}$ Decreasing | 4.34 | 4.45 |  | V |
| $\mathrm{V}_{\mathrm{cc}}$ Operating Current | $\mathrm{I}_{\mathrm{cc}}$ |  |  | $\begin{gathered} 14 \\ 0.15 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 21 \\ 0.25 \\ 13 \end{gathered}$ | mA |

Channel 1 and 2 Error Amplifiers

| Feedback Voltage | $\mathrm{V}_{\mathrm{FB} 1} \mathrm{~V}_{\mathrm{FB} 2}$ | $\begin{gathered} V_{\text {II }}=3 V \\ V_{\text {cCTL }} V_{\text {Cc }}<10 \mathrm{~V} \\ -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | 0.487 | 0.496 | 0.507 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Pin Input Bias Current | $\mathrm{I}_{\text {FB1, }} \mathrm{I}_{\text {FB2 }}$ |  |  | -160 | -400 | nA |
| Amplifier Transconductance | $\mathrm{G}_{\mathrm{M} 1,} \mathrm{G}_{\mathrm{M} 2}$ |  |  | 400 |  | $\mu \Omega^{-1}$ |
| Open Loop Voltage Gain | $\mathrm{a}_{01}, \mathrm{a}_{02}$ |  |  | 75 |  | dB |
| Amplifier Unity Gain Bandwidth |  | (Note 1) |  | 5 |  | MHz |
| Amplifier Output Sink Current |  | $\mathrm{V}_{\text {FB } 1,2}=1 \mathrm{~V}, \mathrm{~V}_{\text {comp } 1,2}=2.5 \mathrm{~V}$ | 20 | 32 | 40 | $\mu \mathrm{A}$ |
| Amplifier Output Source Current |  | $\mathrm{V}_{\mathrm{FB}, 2}=0 \mathrm{~V}, \mathrm{~V}_{\text {COMP } 1,2}=2.5 \mathrm{~V}$ | 10 | 17 | 30 | $\mu \mathrm{A}$ |
| COMP Threshold for PWM Operation |  |  | 1.3 | 1.7 | 2.2 | V |
| FB2 Voltage For 2-Phase Single Output Operation |  |  | 1.55 |  |  | V |

POWER MANAGEMENT
Electrical Characteristics (Cont.)
Unless specified: $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\text {BST1 }}=\mathrm{V}_{\text {BST1 }}=8 \mathrm{~V}, \mathrm{SYNC} / \overline{\mathrm{SHDN}}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{OSC}}=51.1 \mathrm{k} \Omega,-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}<85^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator |  |  |  |  |  |  |
| Step-down Channel Switching Frequency | $f_{\text {OSC1 } 1,} f_{\text {OSC2 }}$ | $\mathrm{R}_{\text {Osc }}=51.1 \mathrm{k} \Omega$ | 470 | 510 | 550 | KHz |
| Maximum Duty Cycle | $\mathrm{D}_{\text {MAX1, }}$ <br> $D_{\text {MAX2 }}$ | $\mathrm{R}_{\text {osc }}=51.1 \mathrm{k} \Omega$ | 88 | 90 |  | \% |
| Minimum Duty Cycle | $\mathrm{D}_{\text {MIN1, }}, \mathrm{D}_{\text {MIN } 2}$ | $\mathrm{R}_{\text {Osc }}=51.1 \mathrm{k} \Omega$ |  |  | 0 | \% |
| SYNC/ $\overline{\text { SHDN }}$ Synchronizing Frequency |  | $\mathrm{R}_{\text {osc }}=51.1 \mathrm{k} \Omega$ (Note 1) | 1.2 |  | 2 | MHz |
| SYNC/SHDN Input High Voltage | $\mathrm{V}_{\mathrm{S} / \mathrm{SH}}$ |  | 1.5 |  |  | V |
| SYNC/ $\overline{\text { SHDN }}$ Input Low Voltage | $\mathrm{V}_{\text {S/SL }}$ |  |  |  | 0.5 | V |
| SYNC/SHDN Input Current | $\mathrm{I}_{\mathrm{S} / \mathrm{S}}$ | $\begin{aligned} & V_{\mathrm{s} / \mathrm{S}}=0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s} / \mathrm{s}}=2 \mathrm{~V} \end{aligned}$ |  | 50 | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
| Shutdown Delay |  | (Note 1) |  | 85 |  | $\mu \mathrm{s}$ |
| Current-Sense Amplifiers and Current-Limit Comparators |  |  |  |  |  |  |
| Current Limit Threshold | $\begin{aligned} & \mathrm{V}_{\text {LIM1 } 1,} \\ & \mathrm{~V}_{\text {ILIM }} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CS} 1(-)}^{=} \mathrm{V}_{\mathrm{CS} 2(-)}=0 \mathrm{~V} \end{gathered}$ | 40 | 48 | 56 | mV |
| Current Limit Threshold | $\begin{aligned} & \mathrm{V}_{\text {ILIM1 }}, \\ & \mathrm{V}_{\text {ILIM } 2} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CS1} 1()}=\mathrm{V}_{\mathrm{CS} 2(-)}=5 \mathrm{~V} \end{gathered}$ | 40 | 46.5 | 56 | mV |
| Positive Current-Sense Input Bias Current | $\begin{aligned} & \mathrm{I}_{\mathrm{cs} 1(+),}, \\ & \mathrm{I}_{\mathrm{cs} 2(+)} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{\mathrm{CS1(+)}}=\mathrm{V}_{\mathrm{cs} 1(-)}=0 \\ & \mathrm{~V}_{\mathrm{CS} 2(-)}=\mathrm{V}_{\mathrm{CS} 2(-)}=0 \end{aligned}$ |  | -0.37 | -1 | $\mu \mathrm{A}$ |
| Negative Current-Sense Input Bias Current | $I_{\operatorname{CS1~(-),~}} I_{\text {CS2 (-) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CS} 1(+)}=\mathrm{V}_{\mathrm{cs} 1(-)}=0 \\ & \mathrm{~V}_{\mathrm{cs} 2(+)}=\mathrm{V}_{\mathrm{CS} 2(-)}=0 \end{aligned}$ |  | -0.32 | -1 | $\mu \mathrm{A}$ |
| Minimum PWM On-time |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},($ Note 1 ) |  | 180 |  | ns |
| Gate Drivers |  |  |  |  |  |  |
| High-Side Gate Drive Peak Source Current |  | (Note 1) |  | 2 |  | A |
| High-Side Gate Drive Peak Sink Current |  | (Note 1) |  | 2 |  | A |
| Low-Side Gate Drive Peak Source Current |  | (Note 1) |  | 2 |  | A |
| Low-Side Gate Drive Peak Sink Current |  | (Note 1) |  | 2 |  | A |
| Gate Drive Rise Time |  | $\mathrm{C}_{\mathrm{L}}=3300 \mathrm{pF}$ |  | 30 |  | ns |
| Gate Drive Fall Time |  | $\mathrm{C}_{\mathrm{L}}=3300 \mathrm{pF}$ |  | 30 |  | ns |
| Low-side Gate Drive to High-side Gate Drive Non-overlapping Delay |  | $C_{L}=0$ |  | 74 |  | ns |
| High-side Gate Drive to Low-side Gate Drive Non-overlapping Delay |  | $C_{L}=0$ |  | 62 |  | ns |
| Soft-Start, Overload Shutoff and Enable |  |  |  |  |  |  |
| Soft-Start Charging Current | $\mathrm{I}_{\mathrm{ss} 1,} \mathrm{I}_{\text {Ss2 }}$ | $\mathrm{V}_{\mathrm{SS} 1}=\mathrm{V}_{\mathrm{ss} 2}=1.5 \mathrm{~V}$ |  | 2.3 |  | $\mu \mathrm{A}$ |
| Soft-Start Voltage to Enable Overload Shutoff | $\begin{aligned} & V_{\text {SSEN } 1,} \\ & V_{\text {SSEN2 }} \end{aligned}$ | $\mathrm{V}_{\mathrm{ss} 1}$ and $\mathrm{V}_{\mathrm{ss} 2}$ Increasing |  | 3.25 |  | V |
| Overload Shutoff FB Threshold | $\begin{aligned} & V_{\text {FBOL1 }} \\ & V_{\text {FBOL2 }} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{ssi} 12}=3.8 \mathrm{~V} \\ \mathrm{FB}_{1} \text { and } \mathrm{FB}_{2} \text { Decreasing } \end{gathered}$ | 0.348 | 0.36 | 0.372 | V |
| Soft-Start Discharge Current | $\mathrm{I}_{\text {SS1(DIS), }}$ <br> $\mathrm{I}_{\text {SS2(DIS) }}$ | $\begin{aligned} & V_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{FB} 2}=0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS} 1}=\mathrm{V}_{\mathrm{SS} 2}=3.8 \mathrm{~V} \end{aligned}$ |  | 1.4 |  | $\mu \mathrm{A}$ |
| Soft-Start Voltage to Recover From Overload Shutoff | $V_{\text {SSRCV1, }}$ <br> $\mathrm{V}_{\text {SSRCV2 }}$ | $\mathrm{V}_{\mathrm{ss} 1}$ and $\mathrm{V}_{\mathrm{SS} 2}$ Decreasing | 0.29 | 0.47 | 0.63 | V |

POWER MANAGEMENT

## Electrical Characteristics (Cont.)

Unless specified: $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BST} 1}=\mathrm{V}_{\mathrm{BST} 1}=8 \mathrm{~V}$, SYNC/ $\overline{\mathrm{SHDN}}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{OSC}}=51.1 \mathrm{k} \Omega,-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}<85^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Gate Drive Disable SS/EN Voltage |  |  |  |  | 0.5 | V |
| Gate Drive Enable SS/EN Voltage |  |  | 1.2 |  |  | V |

Virtual Phase Nodes

| Output High Voltage | $\mathrm{V}_{\text {VPN } 1,2 \mathrm{H}}$ | $\mathrm{V}_{\text {VPN } 1}=0, \mathrm{~V}_{\text {VPN } 2}=0$ | $\begin{gathered} \text { PVIN - } \\ 0.05 \end{gathered}$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | $\mathrm{V}_{\text {VPN1,2L }}$ | $\mathrm{V}_{\text {VP1 }}=0, \mathrm{I}_{\text {VPN } 2}=0$ |  |  | 20 | mV |
| Output High Voltage | $\mathrm{V}_{\text {VPN } 1,2 \mathrm{H}}$ | $\mathrm{I}_{\text {VPN } 1}=\mathrm{I}_{\text {VPN } 2}=-12 \mathrm{~mA}$ | $\begin{gathered} \text { PVIN - } \\ 0.22 \end{gathered}$ |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {VPN1,2L }}$ | $\mathrm{IVPN1}=\mathrm{I}_{\text {VPN2 }}=12 \mathrm{~mA}$ |  |  | 200 | mV |
| Boost Converter |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ Start Threshold | $\mathrm{V}_{\text {INTH }}$ | $\mathrm{V}_{\mathbb{N}}$ Increasing |  | 1.74 | 1.8 | V |
| $\mathrm{V}_{\mathbb{N}}$ UVLO Threshold | $V_{\text {INTL }}$ | $\mathrm{V}_{\mathbb{N}}$ Decreasing | 1.45 | 1.59 |  | V |
| Feedback Pin Bias Current | $\mathrm{I}_{\text {FB3 }}$ |  |  | 40 | 250 | nA |
| Feedback Voltage | $V_{\text {FB3 }}$ | $\begin{aligned} & 1.55 \mathrm{~V}<V_{\mathbb{N}}<16.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{A}<85^{\circ} \mathrm{C} \end{aligned}$ | 1.225 | 1.250 | 1.275 | V |
| Feedback Amplifier Transconductance | $\mathrm{G}_{\text {M }}$ |  |  | 180 |  | $\mu \Omega^{-1}$ |
| Feedback Amplifier Open-Loop Gain | $\mathrm{a}_{03}$ |  |  | 50 |  | dB |
| Boost Converter Switching Frequency | $f_{\text {OSC3 }}$ | $\mathrm{R}_{\text {osc }}=51.1 \mathrm{k} \Omega$ | 0.94 |  | 1.1 | MHz |
| Maximum Switch Duty Cycle | $\mathrm{D}_{\text {MAX3 }}$ |  | 82 | 86 |  | \% |
| Boost Converter Switch Saturation Voltage | $\mathrm{V}_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW }}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.23 | 0.35 | V |
| Boost Switch Leakage Current | $\mathrm{I}_{\text {Leakage }}$ | $\mathrm{V}_{\text {sw }}=12 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Boost Switch Current Limit | $\mathrm{L}_{\text {LIMIT }}$ |  | 1.7 | 2 |  | A |

Note 1: Guaranteed by design not tested in production.

## POWER MANAGEMENT

Pin Configurations

| (TOP VIEW) |  |
| :---: | :---: |
|  |  |

## POWER MANAGEMENT

Pin Descriptions

| Pin | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | IN | Power Supply Voltage for the Analog Section of the Boost Converter. |
| 2 | VPN2 | The Virtual Phase (Unloaded) Node of the Second Step-down Converter. Used for "Combi" current sense only. This pin is left open when sensing current with a sense resistor at the converter output. |
| 3 | SS1/EN1 | An external capacitor tied to this pin sets (i) the soft-start time (ii) output overload latch off time for step-down converter 1. Pulling this pin below 0.5 V shuts off the gate drivers for the first controller. |
| 4 | CS1+ | The Non-inverting Input of the Current-sense Amplifier/Comparator for the Step-down Controller 1. |
| 5 | CS1- | The Inverting Input of the Current-sense Amplifier/Comparator for the Step-down Controller 1. Normally tied to the output of the converter. |
| 6 | SYNC/SHDN | Synchronization and Shutdown Input. For normal operation, tie this pin to a voltage above 1.5 V . To shut-off both step-down controllers and the boost regulator, force this pin to a voltage less than 0.5 V . The master oscillator can be synchronized by driving this pin with an external clock (external $\mathrm{f}_{\mathrm{CLK}}>$ frequency set with ROSC). The boost converter runs at the external clock frequency whereas the step-down controllers operate at half the clock frequency. |
| 7 | FB3 | The Inverting Input of the Error Amplifier for the Boost Converter. FB3 is tied to an external resistive divider for output3 voltage setting. |
| 8 | COMP3 | The Error Amplifier Output of the Boost Converter. This pin is used for loop compensation. Pulling this pin below 0.4 V disables the step-up converter. |
| 9 | GND | Analog Signal Ground. |
| 10 | ROSC | An external resistor connected from this pin to GND sets the oscillator frequency. |
| 11 | FB1 | The Inverting Input of the Error Amplifier for the Step-down Controller 1. Tie to an external resistive divider between OUTPUT1 and the ground for output voltage sensing. |
| 12 | COMP1 | The Error Amplifier Output for Step-down Controller 1. This pin is used for loop compensation. |
| 13 | COMP2 | The Error Amplifier Output for Step-down Controller 2. This pin is used for loop compensation. |
| 14 | FB2 | The Inverting Input of the Error Amplifier for the Step-down Controller 2. Tie to an external resistive divider between output2 and the ground for output voltage sensing. Tie to $\mathbb{N}$ or VCC for two-phase single output applications |
| 15 | CS2- | The Inverting Input of the Current-sense Amplifier/Comparator for the Step-down Controller 2. Normally tied to the output of the converter. |
| 16 | CS2+ | The Non-inverting Input of the Current-sense Amplifier/Comparator for the Step-down Controller 2 |
| 17 | SS2/EN2 | An external capacitor tied to this pin sets (i) the soft-start time (ii) output overload latch off time for step-down converter 2. Pulling this pin below 0.5 V shuts off the gate drivers for the second controller. Leave open for two-phase single output applications. |
| 18 | BST2 | Bootstrapped Supply for the High-side Gate Drive 2. Connect to a bootstrap capacitor and an external diode as described in application information. |
| 19 | GDH2 | Gate Drive Output for the High-side N-channel MOSFET of Output 2. Gate drive voltage swings from ground to VBST2. |
| 20 | GDL2 | Gate Drive Output for the Low-side N-channel MOSFET of Output 2. Gate drive voltage swings from ground to VCC. |

POWER MANAGEMENT
Pin Descriptions

| 21 | VCC | Supply Voltage for Both Step-down Controllers and the Low-side Gate Drivers. The boost <br> converter output is tied to VCC if VIN in not high enough to fully enhance the power MOSFET's <br> and the boost converter provides an auxiliary supply voltage for the step-down controllers. Tie <br> VCC to VIN if the boost converter is not needed. |
| :---: | :---: | :--- |
| 22 | GDL1 | Gate Drive Output for the Low-side N-channel MOSFET of Output 1. Gate drive voltage <br> swings from ground to VCC. |
| 23 | GDH1 | Gate Drive Output for the High-side N-channel MOSFET of Output 1. Gate drive voltage <br> swings from ground to VBST1. |
| 24 | PGND | Ground Supply of the High-side and the Low-side Gate Drivers of Both Step-down Controllers. <br> It is also the emitter of the boost switch. |
| 25 | BST1 | Bootstrapped Supply for the High-side Gate Drive 1. Connect to a bootstrap capacitor and an <br> external diode as described in application information. |
| 26 | VPN1 | The Virtual Phase (Unloaded) Node of the First Step-down Converter. Used for "Combi" <br> current sense only. This pin is left open when sensing current with a sense resistor at the <br> converter output. |
| 27 | PH3 | Boost Switch Collector. Connect to a boost inductor and a rectifying diode. |
| 28 | PVIN | Power Supply Voltage for the Boost Switch and the Virtual Phase Node Drivers. |

POWER MANAGEMENT

## Block Diagram



Figure 2

POWER MANAGEMENT
Block Diagram


Figure 3


Details of the Soft-start and Overload Hiccup Control Circuit

Figure 4

## POWER MANAGEMENT

## Typical Performance Characteristics



VCC START AND UVLO THRESHOLD VOLTAGES vs TEMPERATURE




FB3 VOLTAGE vs TEMPERATURE



STEP-DOWN CONTROLLER CURRENT-LIMIT


## Operation

## Overview

The SC2441 is a constant frequency triple-output switching regulator especially designed for operating from input voltages as low as 1.8 V . It consists of two currentmode step-down switch-mode PWM controllers driving all N-channel MOSFET's and a 1.7A step-up current-mode controller with integrated 1.7A power switch. A low voltage input ( $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$ or 1.8 V ) can be stepped up to $5 \mathrm{~V}-10 \mathrm{~V}$ locally using the boost regulator to provide sufficient gate drives for the step-down converters. The boost converter can also be used to generate a third output.

The two step-down channels of the SC2441 operate at 180 degrees out of phase from each other. Since input currents are interleaved in a two-phase converter, input ripple current is lower and smaller input capacitor can be used for filtering.

The step-down controllers of the SC2441 operate in synchronous continuous-conduction mode. They can be configured either as two independent step-down controllers producing two separate outputs or as a dualphase single-output controller by tying the FB 2 pin to $\mathrm{V}_{\mathrm{cc}}$. In single output operation, the channel-one error amplifier controls both channels and the channel-two error amplifier is disabled. Soft-start and overload hiccup of both channels is also synchronized to channel one.

## Frequency Setting and Synchronization

The step-up regulator in the SC2441 runs at twice the frequency of step-down controllers. Each step-down controller runs at one-half of the oscillator frequency and is 180 degrees out of phase from the other step-down controller. The switching frequency of the step-up regulator is the oscillator frequency and can be set with an external resistor from the $\mathrm{R}_{\text {osc }}$ pin to the ground. The boost regulator and the step-down controllers are capable of operating up to 2 MHz and 1 MHz respectively. It is necessary to consider the operating duty-ratio range before deciding the switching frequency. See Applications Information section for more details.

When synchronized externally, the applied clock frequency (hence switching frequency of the step-up converter) should be twice the individual phase frequency of the step-down controllers. The synchronizing clock frequency
should also be between 1-1.33 times the set free-running frequency.

If not synchronized, the SYNC/SHDN pin should be tied to the input. Pulling the SYNC/SHDN pin below 0.5 V shuts off the SC2441 after $85 \mu$ s time delay.

## Control Loop

The step-down controllers and the boost regulator in the SC2441 use peak current-mode control for fast transient response, ease of compensation and current sharing in single output operation. The low-side MOSFET of each step-down channel is turned off at the falling-edge of the phase clock. After a brief non-overlapping conduction interval of 74 ns , the high-side MOSFET is turned on. The phase inductor current ramps up. When the sensed inductor current reaches the threshold determined by the error amplifier output and ramp compensation, the high-side MOSFET is turned off. After a non-overlapping delay of 62 ns , the low-side MOSFET is turned on.

The supply voltages for the high-side gate drivers are obtained from two diode-capacitor bootstrap circuits. If the bootstrap capacitor is charged from $\mathrm{V}_{\mathrm{cc}}$, then the high-side gate drive voltage will swing from approximately $2 \mathrm{~V}_{\mathrm{cc}}$ to the ground. The outputs of the low-side gate drivers swing from $V_{c C}$ to the ground.

All three converters in the SC2441 have internal rampcompensation to prevent sub-harmonic oscillation when operating above $50 \%$ duty cycle. The internal compensating ramp is designed for an inductor ripplecurrent of between $1 / 4$ to $1 / 3$ of the maximum inductor current and the peak-to-peak current-sense voltage (CSPCSN of the step-down controllers) of between $1 / 4$ to $1 / 3$ of the current-limit threshold ( 50 mV ). The current-limits of all three converters are unaffected by the compensation ramps.

## Current-Sensing

Since the inductor current ramp is used as the modulating ramp in current-mode control, the inductor current needs to be sensed. There are two current sensing methods for the step-down controllers. Since the maximum currentsense voltage (CSP-CSN) is only 50 mV , a precision sense resistor in series with the inductor can be used at the output without resulting in excessive power dissipation.

## POWER MANAGEMENT

## Operation (Cont.)

Although accurate and far easier to lay out than highside resistor sensing, a pair of precision sense resistors adds cost to the converter. The SC2441 has provision to reconstruct a differential voltage proportional to the inductor current at the output of the converter. The voltage to current ratio or the equivalent sense resistance $R_{\text {eq }}$ is a combination of high-side and low-side MOSFET $\mathrm{R}_{\text {DS(ON) }}$ 's and the inductor series resistance (hence the name "combi-sense"). The SC2441 provides the virtual phase voltages VPN1 and VPN2 (these are unloaded versions of their respective phase voltages) for current sensing. This method does not require precision sense resistor. It is cheaper to implement but is less accurate than resistor current sensing. Since the sensed voltage is developed at the output of the step-down converter, it is less prone to switching transient spikes. This method will be described in more details in the Applications Information section.

Boost switch current is sensed with an integrated sense resistor with a current-limit of 1.7A.

## Error Amplifiers

All error amplifiers in the SC2441 are transconductance amplifiers. Converters are compensated with series RC network from the COMP pins to the ground. An additional small parallel capacitor may be required for stability.

In closed loop operation, the step-down error amplifiers output range from 1.7 V to 3.5 V . There is no control (highside) gate drive until the COMP voltage exceeds 1.6 V . Both non-inverting inputs of the feedback amplifiers are tied to an internal 0.5 V voltage reference.

The error amplifier of the step-up converter has 1.25 V as its reference voltage. Its output voltage ranges from 0.8 V to 1.35 V in closed-loop operation.

## Current-Limit

The maximum current sense voltage of +50 mV is the cycle-by-cycle peak current limit when the load is drawing current from the converter.

## Soft-Start and Overload Protection

The undervoltage lockout circuit discharges the SS/EN capacitors. After $\mathrm{V}_{\mathrm{cc}}$ rises above 4.65 V , the SS/EN capacitors are slowly charged by internal $2.3 \mu \mathrm{~A}$ current sources. With internal PNP transistors, the SS/EN voltages clamp the error amplifier outputs. When the error amplifier output rises to 1.7 V , the high-side MOSFET starts to switch. As the SS/EN capacitor continues to charge, the COMP voltage follows. The converter gradually delivers increasing power to the output. The inductor current follows the COMP voltage envelope until the output goes into regulation. The SS/EN clamp on COMP is released.

After the SS/EN capacitor is charged above 3.25 V (high enough for the error amplifier to provide full load current), the overload detection circuit is activated. If the output voltage falls below 70\% of its set value, an overload latch will be set and both the top and the bottom MOSFET's will be turned off. The SS/EN capacitor is slowly discharged with an internal $1.4 \mu \mathrm{~A}$ current sink. The overload latch is reset when the SS/EN capacitor is discharged below 0.47 V . The SS/EN capacitor is then recharged with the $2.3 \mu \mathrm{~A}$ current source and the converter undergoes soft-start. If overload persists, the step-down converters will undergo repetitive shutdown and restart (hiccup). Soft-start process should be slow enough to allow the output to reach 70\% of its final value before the SS/ EN capacitor is charged above 3.25V (see Figure 4).

If the output is short-circuited, the inductor current will not increase indefinitely between the time the inductor current reaching its current limit and shutdown. This is due to cycle skipping reduces the actual operating frequency.

The SS/EN pin can also be used as the enable input for that channel. Both the high-side and the low-side MOSFET's will be turned off if the SS/EN pin is pulled below 0.5 V .

## POWER MANAGEMENT

## Applications Information

The SC2441 consists of two current-mode synchronous buck controllers and an auxiliary boost converter. The SC2441 can be used to generate

1) two independent step-down outputs or
2) dual phase single output with current sharing and
3) a step-up output

The application information using SC2441 for the control of step-down and step-up converters are described below.

## Step-down Converter

Specifications of a step-down converter are given by the followings
Input voltage range: $\mathrm{V}_{\text {in }} \in\left[\mathrm{V}_{\text {in,min }}, \mathrm{V}_{\text {in,max }}\right]$
Input voltage ripple (peak-to-peak): $\Delta V_{\text {in }}$ Output voltage: $V_{\text {o }}$
Output voltage accuracy: $\varepsilon$
Output voltage ripple (peak-to-peak): $\Delta V_{\text {。 }}$
Nominal output (load) current: I
Maximum output current limit: $I_{\text {omax }}$
Output (load) current transient slew rate: $d l_{o}(\mathrm{~A} / \mathrm{s})$
Circuit efficiency: $\eta$.
Based on these converter specifications, selection criteria and design procedures for the following components are described.

1) output inductor ( $L$ ) type and value,
2) output capacitor ( $C_{0}$ ) type and value,
3) input capacitor ( $C_{i n}$ ) type and value,
4) power switch MOSFET's,
5) current sensing and limiting circuitry,
6) voltage sensing circuitry,
7) loop compensation circuitry.

To illustrate the design process, the following example is used:
$V_{\text {in }}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{o}}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=4 \mathrm{~A}, \mathrm{f}_{\mathrm{s}}=500 \mathrm{kHz}$.

## Operating Frequency ( $\mathbf{f}_{\mathrm{s}}$ )

The switching frequency in the SC2441 is userprogrammable. The advantages of constant frequency operation are simple passive component selection and fast transient response with simple frequency compensation. Before setting the operating frequency, the following tradeoffs should be considered.

1) passive component sizes
2) converter efficiency
3) EMI
4) Minimum switch on time and
5) Maximum duty ratio

For a given output power, the sizes of the passive components are inversely proportional to the switching frequency, whereas MOSFET's/Diodes switching losses are proportional to the operating frequency. Other issues such as heat dissipation, packaging and the cost issues are also to be considered. The frequency bands for signal transmission should be avoided because of EM interference.

## Minimum Switch On Time Limitation

In both step-down controllers, the falling edge of the clock turns on the top MOSFET. The inductor current ramps up so does the sensed voltage. After the sensed voltage crosses a threshold determined by the error amplifier output, the top MOSFET is turned off. The propagation delay time from the turn-on of the controlling FET to its turn-off is the minimum switch on time. The SC2441 has a minimum on time of about 180ns at room temperature. This is the shortest on interval of the controlling FET. The controller either does not turn on the top MOSFET at all or turns it on for at least 180ns.

For a synchronous step-down converter, the operating duty cycle is $V_{o} / V_{I N}$. So the required on time for the top MOSFET is $V_{o}^{0} /\left(V_{I N}^{I N} f_{s}\right)$. If the frequency is set such that the required pulse width is less than 180ns, then the converter will start skipping cycles. Due to minimum on time limitation, simultaneously operating at very high switching frequency and very short duty cycle is not practical. If the input voltage is 3.3 V and the operating frequency is 1 MHz , the lowest output voltage will be 0.6 V . There will not be enough modulation headroom if the on time is simply made equal to the minimum on time of the SC2441. For ease of control, we recommend the required pulse width to be at least 1.5 times the minimum on time.

## Maximum Duty-cycle Consideration

When operating at 500 KHz , the maximum top MOSFET on duty-cycle is $90 \%$. The top MOSFET therefore turns off for at least 200ns every cycle regardless of the switching frequency. This places an upper bound on the voltage

## POWER MANAGEMENT

## Applications Information (Cont.)

conversion ratio at a given switching frequency. If the desired output voltage requires high operating duty-cycle, then operating frequency will have to be lowered to allow modulating headroom.

## Setting the Step-down Channel Frequency

The switching frequency of both step-down controllers is set with an external resistor from Pin 10 to the ground. The set frequency is inversely proportional to the resistor value (Figure 5).


Figure 5. Step-down Channel Free-running frequency vs. $\mathrm{R}_{\mathrm{osc}}$.

## Inductor (L) and Ripple Current

Both step-down controllers in the SC2441 operate in synchronous continuous-conduction mode (CCM) regardless of the output load. The output inductor selection/design is based on the output DC and transient requirements. Both output current and voltage ripples are reduced with larger inductors but it takes longer to change the inductor current during load transients. Conversely smaller inductors results in lower DC copper losses but the AC core losses (flux swing) and the winding AC resistance losses are higher. A compromise is to choose the inductance such that peak-to-peak inductor ripple-current is $20 \%$ to $30 \%$ of the rated output load current.
Assuming that the inductor current ripple (peak-to-peak) is $\delta{ }_{l_{0}}$, the inductance will then be

$$
L=\frac{V_{0}(1-D)}{\delta l_{0} f_{s}}
$$

The peak current in the inductor becomes $(1+\delta / 2) *$ lo and the RMS current is

$$
I_{L, \text { rms }}=I_{o} \sqrt{1+\frac{\delta^{2}}{12}}
$$

The followings are to be considered when choosing inductors.
a) Inductor core material: For high efficiency applications above 350 KHz , ferrite, Kool-Mu and polypermalloy materials should be used. Low-cost powdered iron cores can be used for cost sensitive-applications below 350 KHz but with attendant higher core losses.
b) Select inductance value: Sometimes the calculated inductance value is not available off-the-shelf. The designer can choose the adjacent (larger) standard inductance value. The inductance varies with temperature and DC current. It is a good engineering practice to re-evaluate the resultant current ripple at the rated DC output current. c) Current rating: The saturation current of the inductor should be at least 1.5 times of the peak inductor current under all conditions.

## Output Capacitor ( $\mathbf{C}_{\mathbf{o}}$ ) and $\mathrm{V}_{\text {out }}$ Ripple

The output capacitor provides output current filtering in steady state and serves as a reservoir during load transient. The output capacitor can be modeled as an ideal capacitor in series with its parasitic ESR $\left(R_{\text {ess }}\right)$ and $\operatorname{ESL}\left(L_{\text {esl }}\right)$ (Figure $6)$.


Figure 6. $C_{o}$ equivalent circuit
If the current through the branch is $i_{b}(t)$, the voltage across the terminals will then be

## Applications Information (Cont.)

$$
v_{o}(t)=V_{o}+\frac{1}{C_{o}} \int_{0}^{t} i_{b}(t) d t+L_{e s l} \frac{d i_{b}(t)}{d t}+R_{e s r} i_{b}(t)
$$

This basic equation illustrates the effects of ESR, ESL and $C_{o}$ on the output voltage.
The first term is the $D C$ voltage across $C_{o}$ at time $t=0$. The second term is the ripple-voltage caused by the inductor ripple-current. The third term is the voltage ripple due to ESL and the fourth term is the voltage ripple due to ESR. The total output voltage ripple is then a vector sum of the last three terms.
Since the inductor current is a triangular waveform with peak-to-peak value $\delta{ }^{*} l_{\text {o }}$, the ripple-voltage caused by inductor current ripples is

$$
\Delta \mathrm{v}_{\mathrm{C}} \approx \frac{\delta \mathrm{I}_{\mathrm{o}}}{8 \mathrm{C}_{\mathrm{o}} \mathrm{f}_{\mathrm{s}}}
$$

The ripple-voltage due to ESL is

$$
\Delta v_{\text {ESL }}=L_{\text {esl }} \mathrm{f}_{\mathrm{s}} \frac{\delta \mathrm{l}_{\mathrm{o}}}{\mathrm{D}}
$$

and the ESR ripple-voltage is

$$
\Delta v_{\text {ESR }}=R_{\text {esr }} \delta I_{o} .
$$

Aluminum capacitors (e.g. electrolytic, solid OS-CON, POSCAP, tantalum) have high capacitances and low ESL's. The ESR has the dominant effect on the output ripple voltage. It is therefore very important to minimize the ESR.

When determining the ESR value, both the steady state ripple-voltage and the dynamic load transient need to be considered. To keep the steady state output ripple-voltage $<\Delta \mathrm{V}_{\mathrm{o}}$, the ESR should satisfy

$$
\mathrm{R}_{\mathrm{esr} 1}<\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\delta \mathrm{I}_{\mathrm{o}}}
$$

To limit the dynamic output voltage overshoot/undershoot within $\alpha$ (say 3\%) of the steady state output voltage) under 0 to full load current swing, the ESR value should be

$$
\mathrm{R}_{\mathrm{es} 22}<\frac{\alpha \mathrm{V}_{\mathrm{o}}}{\mathrm{I}_{\mathrm{o}}}
$$

The required ESR value of the output capacitors should be

$$
\mathrm{R}_{\mathrm{est}}=\min \left\{\mathrm{R}_{\mathrm{ess} 1}, \mathrm{R}_{\mathrm{est} 2}\right\} .
$$

In the aluminum capacitor selection, the working voltage rating is normally suggested to be greater than $1.5 \mathrm{~V}_{\mathrm{o}}$. The allowable current ripple (RMS) should be greater than

$$
\frac{\delta I_{o}}{2 \sqrt{3}}
$$

Usually it is necessary to have several capacitors of the same type in parallel to satisfy the ESR requirement. The voltage ripple cause by the capacitor charge/discharge should be an order of magnitude smaller than the voltage ripple caused by the ESR. To guarantee this, the capacitance should satisfy

$$
\mathrm{C}_{\mathrm{o}}>\frac{10}{2 \pi \mathrm{f}_{\mathrm{s}} \mathrm{R}_{\mathrm{ess}}}
$$

In many application circuits, several low ESR ceramic capacitors are added in parallel with the aluminum capacitors to further reduce ESR and improve high frequency decoupling. Since the capacitances and the ESR's of ceramic and aluminum capacitors are different, the following remarks are made to clarify some practical issues.

Remark 1: High frequency ceramic capacitors may not carry most of the ripple current. It also depends on the capacitor value. Only when the capacitor value is set properly, the effect of ceramic capacitor low ESR starts to be significant. For example, if a $10 \mu \mathrm{~F}, 4 \mathrm{~m} \Omega$ ceramic capacitor is connected in parallel with $2 \times 1500 \mu \mathrm{~F}, 90 \mathrm{~m} \Omega$ electrolytic capacitors, the ripple current in the ceramic capacitor is only about 42\% of the current in the electrolytic capacitors at the ripple frequency. If a $100 \mu \mathrm{~F}, 2 \mathrm{~m} \Omega$ ceramic capacitor is used, the ripple current in the ceramic capacitor will be about 4.2 times of that in the electrolytic capacitors. When two $100 \mu \mathrm{~F}, 2 \mathrm{~m} \Omega$ ceramic capacitors are used, the current ratio increases to 8.3. In this case most of the ripple current flows in the ceramic decoupling capacitor. The ESR of the ceramic capacitors will then determine the output ripple-voltage.

Remark 2: The total equivalent capacitance of the filter bank is not simply the sum of all the paralleled capacitors. The total equivalent ESR is not simply the parallel combination of all the individual ESR's either. Instead they should be calculated using the following formulae.

$$
C_{e q}(\omega):=\frac{\left(R_{1 a}+R_{1 b}\right)^{2} \omega^{2} C_{1 a}{ }^{2} C_{1 b}{ }^{2}+\left(C_{1 a}+C_{1 b}\right)^{2}}{\left(R_{1 a}{ }^{2} C_{1 a}+R_{1 b}{ }^{2} C_{1 b}\right) \omega^{2} C_{1 \mathrm{a}} C_{1 b}+\left(C_{1 a}+C_{1 b}\right)}
$$

## POWER MANAGEMENT

## Applications Information (Cont.)

$$
\mathrm{R}_{\mathrm{eq}}(\omega):=\frac{\mathrm{R}_{1 \mathrm{a}} \mathrm{R}_{1 \mathrm{~b}}\left(\mathrm{R}_{1 \mathrm{a}}+\mathrm{R}_{1 \mathrm{~b}}\right) \omega^{2} \mathrm{C}_{1 \mathrm{a}}{ }^{2} \mathrm{C}_{1 \mathrm{~b}}{ }^{2}+\left(\mathrm{R}_{1 \mathrm{~b}} \mathrm{C}_{1 \mathrm{~b}}{ }^{2}+\mathrm{R}_{1 \mathrm{a}} \mathrm{C}_{1 \mathrm{a}}{ }^{2}\right)}{\left(\mathrm{R}_{1 \mathrm{a}}+\mathrm{R}_{1 \mathrm{~b}}\right)^{2} \omega^{2} \mathrm{C}_{1 \mathrm{a}}{ }^{2} \mathrm{C}_{1 \mathrm{~b}}{ }^{2}+\left(\mathrm{C}_{1 \mathrm{a}}+\mathrm{C}_{1 \mathrm{~b}}\right)^{2}}
$$

where $R_{1 a}$ and $C_{1 a}$ are the ESR and capacitance of electrolytic capacitors, and $R_{1 b}$ and $C_{1 b}$ are the ESR and capacitance of the ceramic capacitors respectively (Figure 7).


Figure 7. Equivalent RC branch.
Req and Ceq are both functions of frequency. For rigorous design, the equivalent ESR should be evaluated at the ripple frequency for voltage ripple calculation when both ceramic and electrolytic capacitors are used. If $R_{1 a}=R_{1 b}=$ $R_{1}$ and $C_{1 a}=C_{1 b}=C_{1}$, then $R_{e q}$ and $C_{e q}$ will be frequencyindependent and

$$
R_{e q}=1 / 2 R_{1} \text { and } C_{e q}=2 C_{1} .
$$

## Input Capacitor ( $\mathrm{C}_{\text {in }}$ )

The input supply to the converter usually comes from a pre-regulator. Since the input supply is not ideal, input capacitors are needed to filter the current pulses at the switching frequency. A simple buck converter is shown in Figure 8.


Figure 8. Buck converter input model

In Figure 8 the DC input voltage source has an internal impedance $R_{\text {in }}$ and the input capacitor $\mathrm{C}_{\text {in }}$ has an ESR denoted as $R_{\text {esr }}$. MOSFET and input capacitor current waveforms, ESR voltage ripple and input voltage ripple are shown in Figure 9.


Figure 9. Typical waveforms at the input of a buck converter.

It can be seen that the current in the input capacitor pulses with high di/dt. Capacitors with low ESL should be used. It is also important to place the input capacitor close to the MOSFET's on the PC board to reduce trace inductances around the pulse current loop.

The RMS value of the capacitor current is approximately

$$
I_{\text {Cin }}=I_{o} \sqrt{D\left[\left(1+\frac{\delta^{2}}{12}\right)\left(1-\frac{D}{\eta}\right)^{2}+\frac{D}{\eta^{2}}(1-D)\right]}
$$

The power losses at the input capacitors is then

$$
\mathrm{P}_{\mathrm{Cin}}=\mathrm{I}_{\mathrm{Cin}}{ }^{2} \mathrm{R}_{\mathrm{esr}}
$$

For reliable operation, the maximum power dissipation in the capacitors should not result in more than $10^{\circ} \mathrm{C}$ of temperature rise. Many manufacturers specify the maximum allowable ripple current (ARMS) rating of the capacitor at a given ripple frequency and ambient temperature. The input capacitance should be high enough to handle the ripple current. For higher power applications, multiple capacitors are placed in parallel to increase the ripple current handling capability.

Sometimes meeting tight input voltage ripple specifications may require the use of larger input capacitance. At full load, the peak-to-peak input voltage ripple due to the ESR is

## Applications Information (Cont.)

$$
\Delta \mathrm{v}_{\mathrm{ESR}}=\mathrm{R}_{\mathrm{esr}}\left(1+\frac{\delta}{2}\right) \mathrm{II}_{\mathrm{o}} .
$$

The peak-to-peak input voltage ripple due to the capacitor is

$$
\Delta \mathrm{v}_{\mathrm{c}} \approx \frac{\mathrm{DI}}{\mathrm{C}_{\mathrm{in}} \mathrm{f}_{\mathrm{s}}} .
$$

From these two expressions, $\mathrm{C}_{11}$ can be found to meet the input voltage ripple specification. In a multi-phase converter, channel interleaving can be used to reduce ripple. The two step-down channels of the SC2441 operate at 180 degrees from each other. If both step-down channels in the SC2441 are connected in parallel, both the input and the output RMS currents will be reduced.

Ripple cancellation effect of interleaving allows the use of smaller input capacitors. When converter outputs are connected in parallel and interleaved, smaller inductors and capacitors can be used for each channel. The total output ripple-voltage remains unchanged. Smaller inductors speeds up output load transient.

When two channels with a common input are interleaved, the total DC input current is simply the sum of the individual DC input currents. The combined input current waveform depends on duty ratio and the output current waveform. Assuming that the output current ripple is small, the following formula can be used to estimate the RMS value of the ripple current in the input capacitor.

Let the duty ratios and output currents of Channel 1 and Channel 2 be $\mathrm{D}_{1}, \mathrm{D}_{2}$ and $\mathrm{I}_{\mathrm{o} 1}, \mathrm{I}_{02}$ respectively.

If $D_{1}<0.5$ and $D_{2}<0.5$, then
$\mathrm{I}_{\mathrm{Cin}} \approx \sqrt{\mathrm{D}_{1} \mathrm{I}_{01}{ }^{2}+\mathrm{D}_{2} \mathrm{I}_{\mathrm{o} 2}{ }^{2}}$.
If $D_{1}>0.5$ and $\left(D_{1}-0.5\right)<D_{2}<0.5$, then
$\mathrm{I}_{\mathrm{Cin}} \approx \sqrt{0.5 \mathrm{I}_{01}{ }^{2}+\left(\mathrm{D}_{1}-0.5\right)\left(\mathrm{I}_{01}+\mathrm{I}_{\mathrm{o}}\right)^{2}+\left(\mathrm{D}_{2}-\mathrm{D}_{1}+0.5\right) \mathrm{I}_{\mathrm{o2}}{ }^{2}}$.
If $D_{1}>0.5$ and $D_{2}<\left(D_{1}-0.5\right)<0.5$, then
$\mathrm{I}_{\text {Cin }} \approx \sqrt{0.5 \mathrm{I}_{01}{ }^{2}+\mathrm{D}_{2}\left(\mathrm{I}_{01}+\mathrm{I}_{\mathrm{o} 2}\right)^{2}+\left(\mathrm{D}_{1}-\mathrm{D}_{2}-0.5\right) \mathrm{I}_{02}{ }^{2}}$.

If $D_{1}>0.5$ and $D_{2}>0.5$, then

$$
\mathrm{I}_{\mathrm{Cin}} \approx \sqrt{\left.\left(\mathrm{D}_{1}+\mathrm{D}_{2}-1\right)\left(\mathrm{I}_{01}+\mathrm{I}_{02}\right)^{2}+\left(1-\mathrm{D}_{2}\right)\right)_{01}^{2}+\left(1-\mathrm{D}_{1}\right) \mathrm{I}_{02}^{2}}
$$

## Power MOSFET Selection and Gate Drive

Main considerations in selecting the MOSFET's are power dissipation, cost and packaging. Switching losses and conduction losses of the MOSFET's are directly related to the total gate charge $\left(C_{g}\right)$ and channel on-resistance ( $R_{d s(0 n)}$ ). In order to judge the performance of MOSFET's, the product of the total gate charge and on-resistance is used as a figure of merit (FOM). Transistors with the same FOM follow the same curve in Figure 10.


Figure 10. Figure of merit curves.
The closer the curve is to the origin, the lower is the FOM. This means lower switching loss or lower conduction loss or both. It may be difficult to find MOSFET's with both low $C_{\mathrm{g}}$ and low $R_{\text {dsion }}$. Usually a trade-off between $R_{d s \text { son }}$ and $C_{g}$ has to be made.

MOSFET selection also depends on applications. In many applications, either switching loss or conduction loss dominates for a particular MOSFET. For synchronous buck converters with high input to output voltage ratios, the top MOSFET is hard switched but conducts with very low duty cycle. The bottom switch conducts at high duty cycle but switches at near zero voltage. For such applications, MOSFET's with low $C_{g}$ are used for the top switch and MOSFET's with low $R_{d s(o n)}$ are used for the bottom switch.

## POWER MANAGEMENT

## Applications Information (Cont.)

The losses in power MOSFET's consist of
a) conduction loss due to the channel resistance $R_{\text {ds(on) }}$,
b) switching loss due to the switch rise time $t_{r}$ and fall time $t_{f}$ and
c) the gate loss due to the gate resistance $R_{G}$.

## Top Switch:

The RMS value of the top switch current is

$$
I_{Q 1, \mathrm{~ms}}=I_{0} \sqrt{D\left(1+\frac{\delta^{2}}{12}\right)} .
$$

Its conduction loss is then

$$
P_{t c}=I_{01, m s}{ }^{2} R_{d s(o n)} .
$$

$\mathrm{R}_{\text {ds(on) }}$ varies with temperature and gate-source voltage. Curves showing $R_{d s(o n)}$ variations can be found in manufacturers' data sheet. From the Si7882DP datasheet, $\mathrm{R}_{\mathrm{ds}(\mathrm{on})}$ is less than $4.5 \mathrm{~m} \Omega$ when $\mathrm{V}_{\mathrm{gs}}$ is greater than 5 V . However $\mathrm{R}_{\mathrm{ds}(0 \mathrm{on})}$ increases by nearly $40 \%$ as the junction temperature increases from $25^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.

The switching losses can be estimated using the simple formula

$$
P_{t s}=\frac{1}{2}\left(t_{r}+t_{f}\right)\left(1+\frac{\delta}{2}\right) \|_{\mathrm{o}} V_{\text {in }} f_{s} .
$$

where $t_{r}$ is the rise time and $t_{f}$ is the fall time of the switching process. Different manufactures have different definitions and test conditions for $t_{r}$ and $t_{f}$. To clarify these, we sketch the typical MOSFET switching characteristics under clamped inductive mode in Figure 11.


Figure 11. MOSFET switching characteristics

In Figure 11,
$Q_{g s 1}$ is the gate charge needed to bring the gate-to-source voltage $V_{g_{s}}$ to the threshold $V_{g_{s} t h}$,
$Q_{\mathrm{gs} 2}$ is the additional gate charge required for the switch current to reach its full-scale value $I_{d s}$ and
$Q_{g d}$ is the charge needed to charge giate-to-drain (Miller) capacitance when $V_{d s}$ is falling.
Switching losses occur during the time interval $\left[t_{1}, t_{3}\right]$. Defining $t_{r}=t_{3}-t_{1} . t_{r}$ can be approximated as

$$
\mathrm{t}_{\mathrm{r}}=\frac{\left(\mathrm{Q}_{\mathrm{gs} 2}+\mathrm{Q}_{\mathrm{gd}}\right) R_{\mathrm{gt}}}{\mathrm{~V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{gsp}}}
$$

where $R_{g t}$ is the total resistance from the driver supply rail to the gate of the MOSFET. It includes the gate driver internal impedance $R_{g i}$, external resistance $R_{g e}$ and the gate resistance $R_{g}$ within the MOSFET i.e.

$$
\mathrm{R}_{\mathrm{gt}}=\mathrm{R}_{\mathrm{gi}}+\mathrm{R}_{\mathrm{ge}}+\mathrm{R}_{\mathrm{g}}
$$

$\mathrm{V}_{\mathrm{ggp}}$ is the Miller plateau voltage shown in Figure 11. Similarly an approximate expression for $\mathrm{t}_{\mathrm{f}}$ is

$$
\mathrm{t}_{\mathrm{f}}=\frac{\left(\mathrm{Q}_{\mathrm{gs} 2}+Q_{\mathrm{gd}}\right) R_{\mathrm{gt}}}{V_{\mathrm{gsp}}}
$$

Only a portion of the total losses $\mathrm{P}_{\mathrm{g}}=\mathrm{Q}_{\mathrm{g}} \mathrm{V}_{\mathrm{cc}} \mathrm{f}_{\mathrm{s}}$ is dissipated in the MOSFET package. Here $Q_{g}$ is the total gate charge specified in the datasheet. The power dissipated within the MOSFET package is

$$
P_{t g}=\frac{R_{g}}{R_{g t}} Q_{g} V_{c c} f_{s} .
$$

The total power loss of the top switch is then

$$
P_{\mathrm{t}}=P_{\mathrm{tc}}+P_{\mathrm{ts}}+P_{\mathrm{tg}}
$$

If the input supply of the power converter varies over a wide range, then it will be necessary to weigh the relative importance of conduction and switching losses. This is because conduction loss is inversely proportional to the input voltage. Switching loss however increases with the input voltage. The total power loss of MOSFET should be calculated and compared for high-line and low-line cases. The worst case is then used for thermal design.

## Bottom Switch:

The RMS current in bottom switch can be shown to be

$$
I_{Q 2, \mathrm{~ms}}=I_{o} \sqrt{(1-\mathrm{D})\left(1+\frac{\delta^{2}}{12}\right)}
$$

## POWER MANAGEMENT

## Applications Information (Cont.)

The conduction loss is then

$$
\mathrm{P}_{\mathrm{bc}}=\mathrm{I}_{\mathrm{Q} 2, \mathrm{rms}}{ }^{2} \mathrm{R}_{\mathrm{ds}(\mathrm{on})},
$$

where $\mathrm{R}_{\mathrm{ds}(\mathrm{on})}$ is the channel resistance of bottom MOSFET. If the input voltage to output voltage ratio is high (e.g. $\mathrm{V}_{\text {in }}=12 \mathrm{~V}, \mathrm{~V}_{0}=1.5 \mathrm{~V}$ ), the duty ratio D will be small. Since the bottom switch conducts with duty ratio (1-D), the corresponding conduction losses can be quite high.
Due to non-overlapping conduction between the top and the bottom MOSFET's, the internal body diode or the external Schottky diode across the drain and source terminals always conducts prior to the turn on of the bottom MOSFET. The bottom MOSFET switches on with only a diode voltage between its drain and source terminals. The switching loss

$$
P_{b s}=\frac{1}{2}\left(t_{r}+t_{f}\right)\left(1+\frac{\delta}{2}\right) l_{o} V_{d} f_{s}
$$

is negligible due to near zero-voltage switching.

The gate loss is estimated as

$$
P_{\mathrm{bg}}=\frac{R_{\mathrm{g}}}{R_{\mathrm{gt}}} Q_{g} V_{\mathrm{cc}} f_{\mathrm{s}}
$$

The total bottom switch loss is then

$$
P_{b}=P_{b c}+P_{b s}+P_{b g} .
$$

Once the power losses $P_{\text {loss }}$ for the top $\left(P_{t}\right)$ and bottom $\left(P_{b}\right)$ MOSFET's are known, thermal and package design at component and system level should be done to verify that the maximum die junction temperature ( $\mathrm{T}_{\mathrm{j}, \max }$, usually $125^{\circ} \mathrm{C}$ ) is not exceeded under the worst-case conditions. The equivalent thermal impedance from junction to ambient $\left(\theta_{\mathrm{ja}}\right)$ should satisfy

$$
\theta_{\mathrm{ja}} \leq \frac{\mathrm{T}_{\mathrm{j}, \max }-\mathrm{T}_{\mathrm{a}, \max }}{\mathrm{P}_{\mathrm{loss}}}
$$

$\theta_{\mathrm{ja}}$ depends on the die to substrate bonding, packaging material, the thermal contact surface, thermal compound property, the available effective heat sink area and the air flow condition (free or forced convection). Actual temperature measurement of the prototype should be carried out to verify the thermal design.

## Integrated Power MOSFET Drivers

There are four internal MOSFET drivers in step-down section of the SC2441 for driving all the MOSFET's in a dual-channel step-down converter.

## POWER MANAGEMENT

## Applications Information (Cont.)



Figure 12. The basic structure of combi-sense.
follow the gate drive signals Vgs1 and Vgs2 respectively with minimal delay. The transition edges at the Virtual Phase Node (VPN) therefore matches closely to those of the Phase Node (PN).

When Q1/Q3 are on and Q2/Q4 are off, the circuit in Figure 12 is reduced to that of Figure 13 a). Here Rds1 is the onresistance of the top MOSFET. The branches \{(Rds1+RL), $\mathrm{L}\}$ and $\left\{\mathrm{R}_{\mathrm{s}}, \mathrm{C}_{\mathrm{s}}\right\}$, are in parallel. The DC voltage across L and the DC current through $\mathrm{C}_{\mathrm{s}}$ are both zero. There is no DC voltage across $\mathrm{R}_{\mathrm{s}}$ either. Therefore on average, the voltage drop ( $\mathrm{Rds} 1+\mathrm{RL}$ ) $\left.\right|_{o}$ equals $\mathrm{V}_{\mathrm{cs}}$. The DC inductor current can be sensed from $V_{C s}$ if (Rds1+RL) is known.

When Q1/Q3 are off and Q2/Q4 are on, the equivalent circuit of Figure 12 reduces to the sub-circuit in Figure 13b). Here Rds2 is the channel resistance of the bottom MOSFET. In this case, the branch $\left\{\mathrm{R}_{\mathrm{s}}, \mathrm{C}_{s}\right\}$ is in parallel with $\{(R d s 2+R L), L\}$ and $V_{C s}=(R d s 2+R L) I_{0}$. Averaging over one switching cycle,


Figure 13. a) Equivalent sub-circuit.


Figure 13. b) Equivalent sub-circuit.

$$
\left.V_{C s}=[D(R d s 1+R L)+(1-D)(R d s 2+R L)]\right]_{0}
$$

or

$$
V_{c s}=[D \operatorname{Rds} 1+(1-D) R d s 2+R L] l_{0}:=R_{e q} I_{0} .
$$

The DC voltage across $\mathrm{V}_{\mathrm{Cs}}$ is independent of $\mathrm{L}, \mathrm{R}_{\mathrm{s}}$ and $\mathrm{C}_{\mathrm{s}}$. If only the average load current is needed (as in average current-mode control), this current sensing method will be sufficient without any additional time-constant matching constraint.
In peak current-mode control, the voltage ripple on $\mathrm{C}_{\mathrm{s}}$ is used as the modulating ramp. The $\mathrm{V}_{\mathrm{cs}}$ peak-to-peak amplitude (denoted as $\Delta \mathrm{V}_{\mathrm{Cs}}$ ) directly affects the signal-to-noise ratio of the PWM operation. Small $\Delta \mathrm{V}_{\mathrm{Cs}}$ leads to lower signal-to-noise ratio and more jittery operation. Large $\Delta \mathrm{V}_{\mathrm{cs}}$ leads to more circuit (power stage) sensitive operation. A good compromise is to make

$$
\Delta \mathrm{V}_{\mathrm{Cs}} \sim \mathrm{R}_{\mathrm{eq}} \delta \mathrm{I}_{\mathrm{o}} .
$$

The above condition holds if the following time-constants are made equal.

$$
\frac{\mathrm{L}}{\mathrm{R}_{\mathrm{eq}}} \approx \mathrm{R}_{\mathrm{s}} \mathrm{C}_{\mathrm{s}} .
$$

If Rds1=Rds2, then $R_{\text {eq }}=R d s 1+R L$. For example, in the application circuit, $L=1.3 \mu \mathrm{H}, \mathrm{RL}=1.56 \mathrm{~m} \Omega$ and Rds1=Rds2=8m $\Omega$, the time constant $R_{\mathrm{s}} \mathrm{C}_{\mathrm{s}}$ should be set as $136 \mu \mathrm{~s}$. If $\mathrm{C}_{\mathrm{s}}=33 \mathrm{nF}$, then $\mathrm{R}_{\mathrm{s}}=4.12 \mathrm{k} \Omega$.

## POWER MANAGEMENT

## Applications Information (Cont.)

## Setting the Current Limit

When the voltage difference between CS1+(CS2+) and CS1- (CS2-) exceeds 50 mV , the top MOSFET will be turned OFF and the bottom MOSFET will be turned ON to limit the output inductor current. In the circuit of Figure 12, the converter output current limit is

$$
\mathrm{L}_{\mathrm{LMcp}}=\frac{50 \mathrm{mV}}{\mathrm{R}_{\mathrm{eq}}} .
$$

In the application circuit, $R_{e q}=9.56 \mathrm{~m} \Omega$ so $I_{L M}=5.23 \mathrm{~A}$. In other applications, different current limits may be required. The circuit in Figure 14 allows the user to set current-limit different from $50 \mathrm{mV} / \mathrm{R}_{\text {eq }}$.


Figure 14. Circuit for setting current-limit different from $50 \mathrm{mV} / \mathrm{R}_{\text {eq }}$
a) The required current limit $I_{L M}$ is higher than $I_{L M C P} . R_{S 3}$ is deleted from Figure 14. $R_{\mathrm{s} 2}$ is given by

$$
\mathrm{R}_{\mathrm{s} 2} \mathrm{C}_{\mathrm{s}}=\frac{\mathrm{L}}{\mathrm{R}_{\mathrm{eq}}}
$$

$R_{s}$ is obtained from

$$
I_{L M} R_{e q} \frac{R_{s 2}}{R_{s}}=50 \mathrm{mV},
$$

$R_{\mathrm{s} 1}$ is then computed from

$$
R_{s 1}=\frac{R_{s 2} R_{s}}{R_{s}-R_{s 2}}
$$

If the current limit is to be set to $\mathrm{I}_{\mathrm{LL}}=15 \mathrm{~A}$ in the example given in last section with $\mathrm{C}_{\mathrm{s}}=33 \mathrm{nF}$, then $\mathrm{R}_{\mathrm{s} 2}=4.12 \mathrm{k} \Omega$,
$\mathrm{R}_{\mathrm{s}}=11.8 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{s} 1}=6.36 \mathrm{k} \Omega$.
b) The required current limit $I_{L M}$ is less than $I_{L M C P} . R_{s 1}$ is deleted from Figure 14. $R_{\mathrm{s}}$ is given by

$$
\mathrm{R}_{\mathrm{s}} \mathrm{C}_{\mathrm{s}}=\frac{\mathrm{L}}{\mathrm{R}_{\mathrm{eq}}}
$$

$R_{s 3}$ is obtained from

$$
\mathrm{I}_{\mathrm{LM}} \mathrm{R}_{\mathrm{eq}}+\frac{\mathrm{R}_{\mathrm{s}}}{R_{\mathrm{s} 3}} \mathrm{~V}_{\mathrm{O}}=50 \mathrm{mV}
$$

Lastly $R_{s 2}$ is computed from

$$
R_{s 2}=\frac{R_{s 3} R_{s}}{R_{s 3}-R_{s}}
$$

If the current limit is to be set to $\mathrm{I}_{\mathrm{LM}}=2.5 \mathrm{~A}$ with $\mathrm{V}_{0}=1.2 \mathrm{~V}$ and $\mathrm{C}_{\mathrm{s}}=33 \mathrm{nF}$ in the same example, then $\mathrm{R}_{\mathrm{s}}=4.12 \mathrm{k} \Omega$, $R_{\mathrm{s} 3}=190 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{s} 2}=4.21 \mathrm{k} \Omega$.

Remark 3: If the current limit $\mathrm{I}_{\mathrm{LM}}$ is lower than $\mathrm{I}_{\mathrm{LMcp}}$, the circuit designer will have the option to use MOSFET's with higher $R_{\text {ds(ON) }}$ to reduce the cost. As a result, $\mathrm{R}_{\text {eq }}$ is increased and $\mathrm{I}_{\mathrm{LM}}{ }^{\text {is }}$ is reduced. Although the use of low-cost MOSFET's is always preferred, the current-limit setting technique described above allows quick adjustment on a well-tested prototype without the need to replace the power MOSFET's.

## Over Current Protection and Hiccup Mode

During start-up, the capacitor from the SS/EN pin to ground functions as a soft-start capacitor. After the converter starts and enters regulation, the same capacitor operates as overload shutoff timing capacitor. As the load current increases, the cycle-by-cycle current-limit comparator will first limit the inductor current. Further increase in loading will cause the output voltage (hence the feedback voltage) to fall. If the feedback voltage falls to less than $70 \%$ of the normal, the controller will shut off both the top and the bottom MOSFET's. Meanwhile an internal current source $(1.4 \mu \mathrm{~A})$ discharges the soft start capacitor $\mathrm{C}_{32}\left(\mathrm{C}_{33}\right)$ connected to the SS/EN pin.

When the capacitor is discharged to 0.47 V , a $2.3 \mu \mathrm{~A}$ current source recharges the SS/EN capacitor and the controller re-initiates soft-start. If the overload persists, the controller will shut down the converter as the soft start capacitor voltage exceeds 3.25 V . The converter will repeatedly start and shut off until it is no longer overloaded. This hiccup mode of overload protection is a

## POWER MANAGEMENT

## Applications Information (Cont.)

form of foldback current limiting. The following calculations estimate the average inductor current when the converter output is shorted to the ground.
a) The time taken to discharge the capacitor from 3.25 V to 0.47 V is

$$
\mathrm{t}_{\mathrm{ssf}}=\mathrm{C}_{32} \frac{(3.25-0.47) \mathrm{V}}{1.4 \mu \mathrm{~A}}
$$

If $C_{32}=0.1 \mu \mathrm{~F}, t_{\text {ssf }}$ will then be 200 ms .
b) The soft-start time from 0.47 V to 3.25 V is

$$
\mathrm{t}_{\mathrm{ssr}}=\mathrm{C}_{32} \frac{(3.25-0.47) \mathrm{V}}{2.3 \mu \mathrm{~A}}
$$

If $C_{32}=0.1 \mu \mathrm{~F}, t_{\mathrm{ssr}}$ will then be 121 ms . Note that during soft-start, the converter only starts switching when the voltage at SS/EN exceeds 1.3V.
c) The effective start-up time is

$$
\mathrm{t}_{\mathrm{sso}}=\mathrm{C}_{32} \frac{(3.25-1.3) \mathrm{V}}{2.3 \mu \mathrm{~A}}
$$

The average inductor current is then

$$
\mathrm{I}_{\text {Leff }}=\mathrm{I}_{\mathrm{LMcp}} \frac{\mathrm{t}_{\mathrm{sso}}}{\mathrm{t}_{\mathrm{ssf}}+\mathrm{t}_{\mathrm{ssr}}}
$$

$I_{\text {Leff }}=0.27 I_{\text {LMcp }}$ and is independent of the soft start capacitance. The converter will not overheat in hiccup.

## Setting the Output Voltage

The non-inverting inputs of the error amplifiers are internally biased to 0.5 V voltage reference. A simple voltage divider ( $R_{01}$ at top and $R_{02}$ at bottom) sets the converter output voltage. $R_{02}$ can be expressed as a function of the voltage feedback gain $h=0.5 / V_{0}$ and $R_{01}$

$$
R_{o 2}=\frac{h}{1-h} R_{01 .}
$$

Once either $R_{01}$ or $R_{02}$ is chosen, the other can be calculated for the desired output voltage $\mathrm{V}_{0}$. Since the number of standard resistance values is limited, the calculated
resistance may not be available as a standard value resistor. As a result, there will be a set error in the converter output voltage. This non-random error is caused by the feedback voltage divider ratio. It cannot be corrected by the feedback loop.

The following table lists a few standard resistor combinations for realizing some commonly used output voltages.

| Vo (V) | $\mathbf{0 . 6}$ | 0.9 | $\mathbf{1 . 2}$ | $\mathbf{1 . 5}$ | 1.8 | 2.5 | 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $(1-\mathrm{h}) / \mathrm{h}$ | $\mathbf{0 . 2}$ | 0.8 | $\mathbf{1 . 4}$ | $\mathbf{2}$ | 2.6 | 4 | 5.6 |
| Ro1 (Ohm) | $\mathbf{2 0 0}$ | 806 | $\mathbf{1 . 4 K}$ | $\mathbf{2 K}$ | 2.61 K | 4.02 K | 5.62 K |
| Ro2 (Ohm) | $\mathbf{1 K}$ | 1 K | $\mathbf{1 K}$ | $\mathbf{1 K}$ | 1 K | 1 K | 1 K |

Only the voltages in boldface can be precisely set with standard 1\% resistors.

The input bias current of the error amplifier also causes an error in the output voltage. The inverting input bias currents of error amplifiers 1 and 2 are $-160 n A$ and 260 nA respectively. Since the non-inverting input is biased to 0.5 V , the percentage error in the second output voltage will be $-100 \% \cdot(0.26 \mu \mathrm{~A}) \cdot R^{0}{ }_{01} R_{o 2} /\left[0.5 \cdot\left(R_{o 1}+R_{o 2}\right)\right]$. To
keep this error below $0.2 \%, R_{o 2}<4 k \Omega$.

## Loop Compensation

The SC2441 uses current-mode control for both step-down channels. Current-mode control is a dual-loop control system in which the inductor peak current is loosely controlled by the inner current-loop. The higher gain outer loop regulates the output voltage. Since the current loop makes the inductor appear as a current source, the complex high-Q poles of the output LC networks is split into a dominant pole determined by the output capacitor and the load resistance and a high frequency pole. This polesplitting property of current-mode control greatly simplifies loop compensation.

The inner current-loop is unstable (sub-harmonic oscillation) unless the inductor current up-slope is steeper than the inductor current down-slope. For stable operation above $50 \%$ duty-cycle, a compensation ramp is added to the

## POWER MANAGEMENT

## Applications Information (Cont.)

sensed-current. In the SC2441 the compensation ramp is made duty-ratio dependent. The compensation ramp
is approximately

$$
\mathrm{I}_{\mathrm{ramp}}=\mathrm{De}^{1.1 \mathrm{DD}} * 4.8 \mu \mathrm{~A} .
$$

The incremental slope of such current ramp is then

$$
\mathrm{S}_{\mathrm{e}}=(1+1.1 \mathrm{D}) \mathrm{e}^{1.1 \mathrm{D}_{\mathrm{s}}} \mathrm{f}_{\mathrm{s}} * 4.8 \mu \mathrm{~A} .
$$

Once the inner current loop is stabilized, the output voltage is then regulated with the outer voltage feedback loop. An equivalent circuit of current-mode Buck converter is shown in Figure 15.


Figure 15. A simple model of current-mode buck converter
The voltage transconductance error amplifier (in the SC2441) has a $g_{m}$ of $400 \mu \mathrm{~A} / \mathrm{V} . \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{R}_{2}$ of the compensation network are to be determined for stable operation with optimized load transient response.

The feedback gain $h$ and the resistor values are determined using the equations given in the "Setting the Output Voltage" section with

$$
\mathrm{h}=\frac{0.5}{\mathrm{~V}_{\mathrm{o}}} .
$$

For the rated output current $\mathrm{I}_{\mathrm{o}}$, the first-order gain k is determined as

$$
\mathrm{k}=\frac{\Delta \mathrm{I}_{\mathrm{o}}}{\Delta \mathrm{~V}_{\mathrm{c}}} .
$$

Furthermore the transfer function from the voltage error amplifier output $\mathrm{v}_{\mathrm{c}}$ to the converter output $\mathrm{v}_{\mathrm{o}}$ can be derived from Figure 15.

$$
\frac{V_{0}(s)}{V_{c}(s)}:=G_{v c}(s)=k R_{o} \frac{1+\frac{s}{s_{\mathrm{z} 1}}}{1+\frac{\mathrm{s}}{\mathrm{~s}_{\mathrm{p} 1}}}
$$

where the single dominant-pole is

$$
\mathrm{s}_{\mathrm{p} 1}=\frac{1}{\left(\mathrm{R}_{\mathrm{o}}+\mathrm{R}_{\text {oess }}\right) \mathrm{C}_{\mathrm{o}}}
$$

and the zero associated with the output capacitor ESR is

$$
\mathrm{s}_{z 1}=\frac{1}{\mathrm{R}_{\text {oesr }} \mathrm{C}_{0}}
$$

The dominant-pole changes with the converter output load. The controller transfer function (from the converter output $v_{o}$ to the voltage error amplifier output $v_{c}$ ) is

$$
C(s)=\frac{g_{\mathrm{m}} \mathrm{~h}}{\mathrm{~s}\left(\mathrm{C}_{2}+\mathrm{C}_{3}\right)} \frac{1+\frac{\mathrm{s}}{\mathrm{~s}_{\mathrm{z} 2}}}{1+\frac{\mathrm{s}}{\mathrm{~s}_{\mathrm{p} 2}}}
$$

where

$$
\mathrm{s}_{\mathrm{z} 2}=\frac{1}{\mathrm{R}_{2} \mathrm{C}_{2}}
$$

and

$$
\mathrm{s}_{\mathrm{p} 2}=\frac{1}{\mathrm{R}_{2} \frac{\mathrm{C}_{2} \mathrm{C}_{3}}{\mathrm{C}_{2}+\mathrm{C}_{3}}}
$$

The loop transfer function is then

$$
\mathrm{T}(\mathrm{~s})=\mathrm{G}_{\mathrm{vc}}(\mathrm{~s}) \mathrm{C}(\mathrm{~s})
$$

## POWER MANAGEMENT

## Applications Information (Cont.)

$P_{2}$ is a pole for suppressing high-frequency switching noise. So $P_{2} \gg Z_{2}$. To simplify design, one usually assumes that $\mathrm{C}_{3} \ll \mathrm{C}_{2}, \mathrm{R}_{\text {oest }} \ll \mathrm{R}_{\mathrm{o}}, \mathrm{S}_{\mathrm{p} 1}=\mathrm{S}_{\mathrm{z}}$ and specifies the loop crossover frequency $f_{c}$. The loop crossover frequency determines the converter dynamic response. With these assumptions, the controller parameters are determined as follows

$$
\begin{gathered}
C_{2}=\frac{g_{m} h k R_{0}}{2 \pi f_{c}} \\
R_{2}=\frac{R_{0} C_{0}}{C_{2}}
\end{gathered}
$$

and

$$
C_{3}=\frac{R_{\text {oesr }} C_{0}}{R_{2}}
$$

For example, if $\mathrm{V}_{\text {in }}=3.3 \mathrm{~V}, \mathrm{~V}_{0}=1.2 \mathrm{~V}, \mathrm{I}_{0}=4 \mathrm{~A}, \mathrm{f}_{\mathrm{s}}=500 \mathrm{kHz}$, $C_{0}=390 \mu \mathrm{~F}, \mathrm{R}_{\text {oest }}=16 \mathrm{~m} \Omega$, one can calculate that

$$
\begin{gathered}
R_{o}=\frac{V_{0}}{I_{o}}=300 \mathrm{~m} \Omega, \\
h=\frac{0.5}{V_{0}}=0.42
\end{gathered}
$$

and

$$
\mathrm{k}=\frac{\Delta \mathrm{I}_{\mathrm{o}}}{\Delta \mathrm{~V}_{\mathrm{c}}}=2.60
$$

If the converter crossover frequency is set around $1 / 10$ of the switching frequency, $\mathrm{f}_{\mathrm{c}}=50 \mathrm{kHz}$, the controller parameters then can be calculated.

$$
\mathrm{C}_{2}=\frac{\mathrm{g}_{\mathrm{m}} \mathrm{hkR} \mathrm{R}_{\mathrm{o}}}{2 \pi \mathrm{f}_{\mathrm{c}}} \approx 0.497 \mathrm{nF}
$$

use $\mathrm{C}_{2}=0.47 \mathrm{nF}$.

$$
R_{2}=\frac{R_{0} C_{0}}{C_{2}} \approx 150.8 \mathrm{k} \Omega,
$$

use $R_{2}=150 k \Omega$.
It is further calculated that

$$
\mathrm{C}_{3}=\frac{\mathrm{R}_{\text {oess }} \mathrm{C}_{0}}{\mathrm{R}_{2}} \approx 4.97 \mathrm{pF}
$$

use $\mathrm{C}_{3}=5 \mathrm{pF}$. The Bode plots of the loop transfer function (magnitude and phase) are shown in Figure 16.



Figure 16. Bode plots of the loop response.
The resulting crossover frequency is about 49.2 kHz with phase margin $90^{\circ}$.

If the circuit noise makes the converter jitter, a larger $C_{3}$ than the calculated value can be used. Effectively the converter bandwidth is reduced to reject high frequency noises. The final circuit should be checked for stability under load transients at different line voltages. The load transient also needs to be measured to ensure that the output voltage is within the specification window.

## Step-up Converter

The step-up regulator in the SC2441 is integrated with a 1.7A power switch. Switch current sensing and ramp compensation are implemented internally. The switching frequency $f_{s 3}$ of the step-up regulator is twice those of the step-down controllers.

## POWER MANAGEMENT

## Applications Information (Cont.)

Given the input voltage $V_{\text {in }}$, the output voltage $V_{03}$ and the load current $\mathrm{I}_{03}$, the following circuit parameters are to be determined.

## Inductor Selection

For a specified inductor current ripple (peak-to-peak) $\boldsymbol{\delta}_{3}$, the inductor value is

$$
L_{3}=\frac{V_{\text {in }}}{f_{\mathrm{s} 3} \delta_{3} \mathrm{I}_{\mathrm{o} 3}}\left(1-\frac{\mathrm{V}_{\text {in }}}{V_{\mathrm{o} 3}}\right) \frac{\mathrm{V}_{\text {in }}}{\mathrm{V}_{\mathrm{o3}}} .
$$

If $\mathrm{V}_{\text {in }}=3.3 \mathrm{~V}, \mathrm{~V}_{03}=5 \mathrm{~V}$ and $\mathrm{I}_{03}=1 \mathrm{~A}$ with $\delta_{3}=0.3$ and $\mathrm{f}_{\mathrm{s} 3}=$ 1 MHz , then, $L_{3}=2.5 \mu \mathrm{H}$.
For operation above 1MHz, Ferrite core material should be used for lower core losses and better circuit efficiency. The peak inductor current is

$$
\left.\left(1+0.5 * \delta_{3}\right)\right)_{03} .
$$

The saturation current rating of the selected inductor should be at least 1.2~1.5 times of the calculated peak current value. In the example above, the peak inductor current is 1.74 A .

## Capacitor Selection

Input capacitor: The input capacitance should be large such that the input transients due to both the step-up and the step-down converters do not trip the UVLO threshold 1.59 V . Since the SC2441 controls a 2-phase low input voltage step-down converter, the input capacitance is sized to handle the input ripple current of the buck converter. This is usually sufficient for the auxiliary boost converter because the input current in a boost converter is continuous. A small (<1uF) ceramic bypass capacitor can be soldered close to the PVIN pin for high frequency filtering.

Output capacitor: Unlike buck converter, pulse current is delivered to the output of a boost converter. To reduce the output ripple voltage, low ESR capacitors should be used. The output capacitor should also be able handle the output ripple current. The SC2441 is designed to use multi-layer ceramic capacitor as the sole output capacitor.

## Maximum Output Current

Figure 4 shows that the boost switch current is sensed with an internal sense resistor Rs. With a current limit threshold voltage of 14 mV , the maximum output current is

$$
I_{03, \max }=\frac{\left(1-D_{3}\right) 14 m V}{R_{s}\left(1+\delta_{3} / 2\right)}
$$

The boost switch current limit is internally set at 1.7A.

## Voltage Feedback

With the internal reference voltage $\mathrm{V}_{\text {ref3 }}=1.25 \mathrm{~V}$, the voltage feedback gain is

$$
\mathrm{h}_{3}=\frac{\mathrm{V}_{\mathrm{ref} 3}}{\mathrm{~V}_{\mathrm{o} 3}}=\frac{1.25}{5}=0.25 .
$$

The values of the feedback resistors can be determined from the equation in "Setting the Output Voltage" section.

## Loop Compensation

A simple small signal model for current-mode boost converter in continuous-conduction mode is shown in Figure 17.


Figure 17. Small signal model of Boost converter.

