## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## for Distributed Power Supply Applications

## POWER MANAGEMENT

## Description

The SC2602 and SC2602A are low-cost, full featured, synchronous voltage-mode controllers designed for use in single ended power supply applications where efficiency is of primary concern. Synchronous operation allows for the elimination of heat sinks in many applications. The SC2602s are ideal for implementing DC/DC converters needed to power advanced microprocessors in low cost systems, or in distributed power applications where efficiency is important. Internal level-shift, high-side drive circuitry, and preset shoot-thru control, allows the use of inexpensive N -channel power switches.

SC2602s features include temperature compensated voltage reference, triangle wave oscillator and current sense comparator circuitry. Power good signaling, shutdown, and over voltage protection are also provided.

## Features

- Synchronous operation for high efficiency (95\%)
- $\mathrm{R}_{\mathrm{DS}(0 \mathrm{O})}$ current sensing
- On-chip power good and OVP functions
- Small size with minimum external components
- Soft Start
- Enable function


## Applications

- Microprocessor core supply
- Low cost synchronous applications
- Voltage Regulator Modules (VRM)
- DDR termination supplies
- Networking power supplies
- Sequenced power supplies

The SC2602 operates at a fixed 200 kHz and the SC2602A at 500 kHz , providing a choice for optimum compromise between efficiency, external component size, and cost.

Two SC2602s can be used together to sequence power up of telecom systems. The power good of the first SC2602 connected to the enable of the second SC2602 makes this possible.

## Typical Application Circuit

## Typical Distributed Power Supply



Figure 1.

NOTE:
*) Vout $=1.265 \times(1+\mathrm{R} 8 / \mathrm{R} 7)$

## SC2602/SC2602A

## POWER MANAGEMENT

## Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied. Exposure to Absolute Maximum rated conditions for extended periods of time may affect device reliability.

| Parameter | Symbol | Maximum | Units |
| :--- | :---: | :---: | :---: |
| VCC, BSTL to GND | $\mathrm{V}_{\mathbb{N}}$ | -1.0 to $16(20 \mathrm{~V}$ Surge $)$ | V |
| PGND to GND |  | $\pm 0.5$ | V |
| PHASE to GND ${ }^{(1)}$ |  | -0.5 to $18(20 \mathrm{~V}$ Surge $)$ | V |
| BSTH to PHASE |  | $16(20 \mathrm{~V}$ Surge $)$ | V |
| Thermal Resistance Junction to Case | $\theta_{\mathrm{JC}}$ | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Ambient | $\theta_{\mathrm{JA}}$ | 115 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering) 10 Sec. | $\mathrm{T}_{\text {LEAD }}$ | 300 | ${ }^{\circ} \mathrm{C}$ |
| ESD Rating (Human Body Model) | ESD | 2 | kV |

Note: (1) -1.5 V to 20 V for 25 ns repetitive every cycle.

## Electrical Characteristics

Unless specified: $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 12.6 V ; GND $=$ PGND $=0 \mathrm{~V} ; \mathrm{FB}=\mathrm{V}_{0} ; \mathrm{V}_{\text {BSTL }}=12 \mathrm{~V} ; \mathrm{V}_{\text {BSTH-PHASE }}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |  |  |
| Supply Voltage | VCC | 4.2 |  | 12.6 | V |
| Supply Current | $\mathrm{EN}=\mathrm{VCC}$ |  | 6 | 10 | mA |
| Line Regulation | $\mathrm{VO}=2.5 \mathrm{~V}$ |  | 0.5 |  | \% |
| Error Amplifier |  |  |  |  |  |
| Transconductance | Gm |  | 1.8 |  | mS |
| Gain (AOL) |  |  | 50 |  | dB |
| Input Bias |  |  | 5 | 8 | $\mu \mathrm{A}$ |
| Oscillator |  |  |  |  |  |
| Oscillator Frequency | SC2602 | 180 | 200 | 220 | kHz |
|  | SC2602A | 450 | 500 | 550 |  |
| Oscillator Max Duty Cycle |  | 90 | 95 |  | \% |
| Internal Ramp Peak to Peak |  |  | 1 |  | V |
| MOSFET Drivers |  |  |  |  |  |
| DH Source/Sink | $\begin{gathered} \mathrm{BSTH}-\mathrm{DH}=4.5 \mathrm{~V}, \\ \mathrm{DH}-\mathrm{PHASE}=2 \mathrm{~V} \end{gathered}$ | 1 |  |  | A |
| DL Source/Sink | $\begin{gathered} \mathrm{BSTL}-\mathrm{DL}=4.5 \mathrm{~V} . \\ \mathrm{DL}-\mathrm{PGND} .=2 \mathrm{~V} \end{gathered}$ | 1 |  |  | A |

## POWER MANAGEMENT

Electrical Characteristics (Cont.)
Unless specified: $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $12.6 \mathrm{~V} ; \mathrm{GND}=\mathrm{PGND}=0 \mathrm{~V} ; \mathrm{FB}=\mathrm{V}_{\mathrm{O}} ; \mathrm{V}_{\mathrm{BSTL}}=12 \mathrm{~V} ; \mathrm{V}_{\text {BSTH-PHASE }}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PROTECTION |  |  |  |  |  |
| OVP Threshold Voltage |  |  | 20 |  | \% |
| OVP Source Current | $\mathrm{V}_{\text {OVP }}=3 \mathrm{~V}$ | 10 |  |  | mA |
| Power Good Threshold |  | 88 |  | 112 | \% |
| Dead Time |  | 45 |  | 100 | ns |
| Over current Set Isink | $2.0 \mathrm{~V} \leq \mathrm{V}_{\text {OCSET }} \leq 12 \mathrm{~V}$ | 180 | 200 | 220 | $\mu \mathrm{A}$ |
| Reference |  |  |  |  |  |
| Reference Voltage | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 1.252 | 1.265 | 1.278 | V |
| Accuracy |  | -1 |  | +1 | \% |
| Soft Start |  |  |  |  |  |
| Charge Current | $\mathrm{V}_{\text {ss }}=1.5 \mathrm{~V}$ | 8.0 | 10 | 12 | $\mu \mathrm{A}$ |
| Discharge Current | $\mathrm{V}_{\mathrm{ss}}=1.5 \mathrm{~V}$ |  | 1.5 |  | $\mu \mathrm{A}$ |

Note:
(1) Specification refers to application circuit (Figure 1).

## POWER MANAGEMENT

Pin Configuration

| Top View |  |
| :---: | :---: |
| VCC $\quad 1$ | $14 \square$ GND |
| PWRGD 피 2 | $13 \square$ SS / SHDN |
| OVP - 3 | $12 \square$ COMP |
| OCSET - 4 | $11 \square$ SENSE |
| PHASE [-5 | $10 \square$ BSTH |
| DH $\square 6$ | $9 \square$ BSTL |
| PGND ■ 7 | $8 \square \mathrm{DL}$ |
|  | SOIC) |

Ordering Information

| Device $^{(2)}$ | Frequency | Package $^{(1)}$ |
| :---: | :---: | :---: |
| SC2602STRT | 200 kHz | SO-14 |
| SC2602ASTRT | 500 kHz |  |
| SC2602EVB | Evaluation Board |  |

## Notes:

(1) Only available in tape and reel packaging. A reel contains 2500 devices.
(2) Lead free product. This product is fully WEEE and RoHS compliant.

Pin Descriptions

| Pin \# | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | VCC | Chip supply voltage. |
| 2 | PWRGD | Logic high indicates correct output voltage. |
| 3 | OVP | Over voltage protection. |
| 4 | OCSET | Sets the converter overcurrent trip point. |
| 5 | PHASE | Input from the phase node between the MOSFETs. |
| 6 | DH | High side driver output. |
| 7 | PGND | Power ground. |
| 8 | DL | Low side driver output. |
| 9 | BSTL | Bootstrap, low side driver. |
| 10 | BSTH | Bootstrap, high side driver. |
| 11 | SENSE | Voltage sense input. |
| 12 | COMP | Compensation pin. |
| 13 | SS/SHDN | Soft start. A capacitor to ground sets the slow start time. |
| 14 | GND | Signal ground. |

## Note:

(1) All logic level inputs and outputs are open collector TTL compatible.

## POWER MANAGEMENT

## Block Diagram



## Theory of Operation

## Synchronous Buck Converter

Primary $\mathrm{V}_{\text {core }}$ power is provided by a synchronous, volt-age-mode pulse width modulated (PWM) controller. This section has all the features required to build a high efficiency synchronous buck converter, including "Power Good" flag, shut-down, and cycle-by-cycle current limit.

The output voltage of the synchronous converter is set and controlled by the output of the error amplifier. The external resistive divider reference voltage is derived from an internal trimmed-bandgap voltage reference (See Fig. 1). The inverting input of the error amplifier receives its voltage from the SENSE pin.

The internal oscillator uses an on-chip capacitor and trimmed precision current sources to set the oscillation frequency to $200 \mathrm{kHz} / 500 \mathrm{kHz}$. The triangular output of the oscillator sets the reference voltage at the inverting input of the comparator. The non-inverting input of the comparator receives it's input voltage from the error amplifier. When the oscillator output voltage drops below the error amplifier output voltage, the comparator output goes high. This pulls DL low, turning off the low-side FET, and DH is pulled high, turning on the high-side FET (once the cross-current control allows it). When the oscillator voltage rises back above the error amplifier output voltage, the comparator output goes low. This pulls DH low, turning off the high-side FET, and DL is pulled high, turning on the low-side FET (once the cross-current control allows it).

As SENSE increases, the output voltage of the error amplifier decreases. This causes a reduction in the ontime of the high-side MOSFET connected to DH, hence lowering the output voltage.

## Under Voltage Lockout

The under voltage lockout circuit of the SC2602 assures that the high-side MOSFET driver outputs remain in the off state whenever the supply voltage drops below set parameters. Lockout occurs if $\mathrm{V}_{\text {cc }}$ falls below 4.1V. Normal operation resumes once $\mathrm{V}_{\text {cc }}$ rises above 4.2 V .

## Over-Voltage Protection

The over-voltage protection pin (OVP) is high only when the voltage at SENSE is $20 \%$ higher than the target value programmed by the external resistor divider. The OVP pin is internally connected to a PNP's collector.

## Power Good

The power good function is to confirm that the regulator outputs are within $+/-10 \%$ of the programmed level. PWRGD remains high as long as this condition is met. PWRGD is connected to an internal open collector NPN transistor.

## POWER MANAGEMENT

## Applications Information (Cont.)

## Soft Start

Initially, SS/ $\overline{\text { SHDN }}$ sources $10 \mu \mathrm{~A}$ of current to charge an external capacitor. The outputs of the error amplifiers are clamped to a voltage proportional to the voltage on SS/SHDN. This limits the on-time of the high-side MOSFETs, thus leading to a controlled ramp-up of the output voltages.

## $\mathbf{R}_{\mathrm{DS}(0 \mathrm{~N})}$ Current Limiting

The current limit threshold is set by connecting an external resistor from the $\mathrm{V}_{\mathrm{cc}}$ supply to OCSET. The voltage drop across this resistor is due to the $200 \mu \mathrm{~A}$ internal sink sets the voltage at the pin. This voltage is compared to the voltage at the PHASE node. This comparison is made only when the high-side drive is high to avoid false current limit triggering due to uncontributing measurements from the MOSFETs off-voltage. When the voltage at PHASE is less than the voltage at OCSET, an overcurrent condition occurs and the soft start cycle is initiated. The synchronous switch turns off and SS/SHDN starts to sink $2 \mu \mathrm{~A}$. When $\mathrm{SS} / \mathrm{SHDN}$ reaches 0.8 V , it then starts to source $10 \mu \mathrm{~A}$ and a new cycle begins.

## Hiccup Mode

During power up, the SS/SHDN pin is internally pulled low until VCC reaches the undervoltage lockout level of 4.2 V . Once $\mathrm{V}_{\mathrm{cc}}$ has reached 4.2 V , the $\mathrm{SS} / \overline{\mathrm{SHDN}}$ pin is released and begins to source $10 \mu \mathrm{~A}$ of current to the external soft-start capacitor. As the soft-start voltage rises, the output of the internal error amplifier is clamped to this voltage. When the error signal reaches the level of the internal triangular oscillator, which swings from 1V to 2 V at a fixed frequency of $200 \mathrm{kHz} / 500 \mathrm{kHz}$, switching occurs. As the error signal crosses over the oscillator signal, the duty cycle of the PWM signal continues to increase until the output comes into regulation. If an overcurrent condition has not occurred the soft-start voltage will continue to rise and level off at about 2.2 V .

An over-current condition occurs when the high-side drive is turned on, but the PHASE node does not reach the voltage level set at the OCSET pin. The PHASE node is sampled only once per cycle during the valley of the triangular oscillator. Once an over-current occurs, the highside drive is turned off and the low-side drive turns on and the SS/SHDN pin begins to sink $2 \mu \mathrm{~A}$. The soft-start voltage will begin to decrease as the $2 \mu \mathrm{~A}$ of current discharges the external capacitor. When the soft-start voltage reaches 0.8 V , the SS/SHDN pin will begin to source $10 \mu \mathrm{~A}$ and begin to charge the external capacitor causing the soft-start voltage to rise again. Again, when the softstart voltage reaches the level of the internal oscillator, switching will occur.

If the over-current condition is no longer present, normal operation will continue. If the over-current condition is still present, the SS/SHDN pin will again begin to sink $2 \mu \mathrm{~A}$. This cycle will continue indefinitely until the overcurrent condition is removed.

In conclusion, below is shown a typical "12V Application Circuit" which has a BSTH voltage derived by bootstrapping input voltage to the PHASE node through diode D1. This circuit is very useful in cases where only input power of 12 V is available.

In order to prevent substrate glitching, a small-signal diode should be placed in close proximity to the chip with cathode connected to PHASE and anode connected to PGND.

## POWER MANAGEMENT

## Application Circuit

Typical 12V Application Circuit with Bootstrapped BSTH


## POWER MANAGEMENT

## Typical Characteristics

## Output Ripple Voltage

Ch1: Vo_rpl

1. $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{o}}=3.3 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=12 \mathrm{~A}$



Ch1: Vo_rpl
2. $\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.3 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=12 \mathrm{~A}$

Wave forms are shown for SC2602 and are similiar for SC2602A but at higher frequency.

## Gate Drive Waveforms

Ch1: Top FET
Ch2: Bottom FET


Ch1: Top FET
Ch2: Bottom FET

## POWER MANAGEMENT

Typical Characteristics (Cont.)

Ch1: Vo_rpl
2. $\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.3 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=12 \mathrm{~A}$


Ch1: Top FET
Ch2: Bottom FET


POWER MANAGEMENT
Typical Characteristics (Cont.)
Hiccup Mode


## Start Up Mode



POWER MANAGEMENT
Typical Characteristics (Cont.)

## Math Cad Close Loop Stability Analysis

General Equationsl Sample Frequencies Calculations

$$
i:=1,2 . .10^{3} \quad \mathrm{Fc}:=10 \cdot 10^{3}
$$

$$
f(1):=F c \cdot 1.0005^{i-500+10^{-4 \cdot 16} \cdot(i-500)^{3}}
$$



$$
\begin{gathered}
\text { g(i) }:=\text { if }\left(i-900 \geq 0, \frac{i-900}{100}, 0\right) \\
j:=(-1)^{5} \\
W(i):=2 \cdot \pi \cdot j \cdot f(1)
\end{gathered}
$$

Output Filter Schematic:


## POWER MANAGEMENT

Typical Characteristics (Cont.)

Output filter calculation

$$
\begin{aligned}
& \text { Lo }:=4.3 \cdot 10^{-6} \quad \mathrm{R}:=5 \cdot 10^{-3} \quad \mathrm{Co1}:=1500 \cdot 10^{-6} \quad \mathrm{Rc} 1:=20 \cdot 10^{-3} \quad \mathrm{Co} 2:=100 \cdot 10^{-6} \quad \mathrm{Rc} 2:=1 \cdot 10^{-3} \\
& Z \mathrm{cl}(\mathrm{i}):=\mathrm{Rc} 1+\frac{1}{\operatorname{Co1} \cdot \mathrm{~W}(\mathrm{i})} \quad \mathrm{Zc} 2(\mathrm{i}):=\mathrm{Rc} 2+\frac{1}{\operatorname{Co} 2 \cdot W(1)} \quad Z \mathrm{c}(1):=\frac{Z \mathrm{c} 1(\mathrm{i}) \cdot \mathrm{Zc} 2(\mathrm{i})}{Z \mathrm{c} 1(\mathrm{i})+Z \mathrm{c} 2(\mathrm{i})} \\
& O F(i):=\frac{Z c(i)}{R 1+L_{0} \cdot W(i)+Z c(i)} \\
& \operatorname{Gof}(\mathrm{i}):=\left(\operatorname{Re}(\mathrm{OF}(\mathrm{i}))^{2}+\operatorname{Im}(\mathrm{OF}(\mathrm{i}))^{2}\right)^{5} \\
& G O F(i):=20 \cdot \log (\operatorname{Gof}(\mathrm{i})) \\
& C(i):=\frac{\operatorname{Re}\left[O F(1) \cdot f^{g(i)}\right]}{\operatorname{Gof}(1)} \quad S(i):=\frac{\operatorname{Im}\left[O F(1) \cdot f^{g(i)}\right]}{\operatorname{Gof}(1)} \\
& \operatorname{POF}(\mathrm{i}):=\frac{360}{2 \cdot \pi} \cdot \operatorname{acos}(\mathrm{C}(\mathrm{i})) \cdot \mathrm{f}(\mathrm{~S}(\mathrm{i}) \geq 0,1,-1)+180 \cdot \mathrm{f}(\mathrm{~S}(\mathrm{i}) \geq 0,-2,0)-90 \cdot g(\mathrm{i})
\end{aligned}
$$

Output Filter Plots



Error Amplifier Schematic


## POWER MANAGEMENT

## Typical Characteristics (Cont.)

Error Amplifier calculation

$$
\begin{aligned}
& \mathrm{R} 3 \mathrm{a}:=10 \cdot 10^{3} \quad \mathrm{R} 1:=.1 \cdot 10^{3} \quad \mathrm{R} 2:=.1 \cdot 10^{3} \quad \mathrm{R} 4:=15 \cdot 10^{3} \quad \mathrm{C} 3:=.01 \cdot 10^{-9} \\
& \mathrm{R} 3 \mathrm{~b}:=10 \cdot 10^{3} \\
& \mathrm{C} 1:=30 \cdot 10^{-9} \\
& \mathrm{C} 2:=1000 \cdot 10^{-9} \\
& \mathrm{C} 4:=100 \cdot 10^{-9} \quad \mathrm{Gm}:=1.5 \cdot 10^{-3} \\
& Z 1(1):=\frac{\mathrm{R} 3 \mathrm{a} \cdot\left(\mathrm{R} 1+\frac{1}{\mathrm{Cl} \cdot \mathrm{~W}(\mathrm{i})}\right)}{\mathrm{R} 3 \mathrm{a}+\mathrm{R} 1+\frac{1}{\mathrm{Cl} \cdot \mathrm{~W}(1)}} \\
& Z 2(1):=\frac{\mathrm{R} 3 \mathrm{~b} \cdot\left(\mathrm{R} 2+\frac{1}{\mathrm{C} 2 \cdot \mathrm{~W}(\mathrm{i})}\right)}{\mathrm{R} 3 \mathrm{~b}+\mathrm{R} 2+\frac{1}{\mathrm{C} 2 \cdot \mathrm{~W}(\mathrm{i})}} \\
& Z 3(1):=\frac{\left(\mathrm{R} 4+\frac{1}{\mathrm{C} 4 \cdot \mathrm{~W}(1)}\right) \cdot \frac{1}{\mathrm{C} 3 \cdot \mathrm{~W}(1)}}{\mathrm{R} 4+\frac{1}{\mathrm{C} 4 \cdot \mathrm{~W}(\mathrm{i})}+\frac{1}{\mathrm{C} 3 \cdot \mathrm{~W}(1)}} \\
& E A(1):=-\frac{Z 2(1)}{Z 1(1)+Z 2(i)} \cdot Z 3(1) \cdot G \mathrm{~m} \\
& \operatorname{Gea}(\mathrm{i}):=\left(\operatorname{Re}(\mathrm{EA}(\mathrm{i}))^{2}+\operatorname{Im}(\mathrm{EA}(\mathrm{i}))^{2}\right]^{5} \\
& \text { GEA( } 1):=20 \cdot \log (G e a(1)) \\
& \mathrm{C}(\mathrm{i}):=\frac{\operatorname{Re}\left[\mathrm{EA}(1) \cdot \mathrm{j}^{g(1)}\right]}{\operatorname{Gea}(\mathrm{i})} \quad \mathrm{S}(\mathrm{i}):=\frac{\operatorname{Im}\left[\mathrm{EA}(1) \cdot \mathrm{j}^{g(i)}\right]}{\operatorname{Gea}(\mathrm{i})} \\
& \operatorname{PEA}(\mathrm{i}):=\frac{360}{2 \cdot \pi} \cdot \operatorname{acos}(\mathrm{C}(\mathrm{i})) \cdot \mathrm{ff}(\mathrm{~S}(\mathrm{i}) \geq 0,1,-1)+180 \cdot \mathrm{ff}(\mathrm{~S}(\mathrm{i}) \geq 0,-2,0)-90 \cdot g(1)
\end{aligned}
$$

Error Amplifier plots



## POWER MANAGEMENT

Typical Characteristics (Cont.)

Close Loop Calculation

$$
\begin{aligned}
& \text { Vin := } 3.3 \\
& \mathrm{Vpp}:=\frac{1}{1.7} \\
& \mathrm{CL}(\mathrm{i}):=\mathrm{OF}(\mathrm{i}) \cdot \mathrm{EA}(\mathrm{i}) \cdot \frac{\mathrm{V}_{\mathrm{in}}}{\mathrm{~V}_{\mathrm{pp}}} \\
& \operatorname{Gcl}(\mathrm{i}):=\left(\operatorname{Re}(\mathrm{CL}(\mathrm{i}))^{2}+\operatorname{Im}(\mathrm{CL}(\mathrm{i}))^{2}\right]^{5} \\
& \operatorname{GCL}(1):=20 \cdot \log (\operatorname{Gcl}(1)) \\
& C(i):=\frac{\operatorname{Re}\left(\mathrm{CL}(1) \cdot j^{g(i)}\right]}{\operatorname{Gcl}(\mathrm{i})} \quad \mathrm{S}(\mathrm{i}):=\frac{\operatorname{Im}\left(\mathrm{CL}(\mathrm{i}) \cdot \mathrm{j}^{g(\mathrm{i})}\right]}{\operatorname{GcL}(\mathrm{i})} \\
& \operatorname{PCL}(\mathrm{i}):=\frac{360}{2 \cdot \pi} \cdot \operatorname{acos}(\mathrm{C}(\mathrm{i})) \cdot \mathrm{ff}(\mathrm{~S}(\mathrm{i}) \geq 0,1,-1)+180 \cdot \mathrm{if}(\mathrm{~S}(\mathrm{i}) \geq 0,-2,0)-90 \cdot g(\mathrm{i})
\end{aligned}
$$

Close Loop plots




POWER MANAGEMENT

## Outline Drawing - S0-14



NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES)
2. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-
3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. REFERENCE JEDEC STD MS-012, VARIATION AB

## Land Pattern - S0-14



NOTES:

1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
2. REFERENCE IPC-SM-782A, RLP NO. 302A

Contact Information

## Semtech Corporation

Power Management Products Division
200 Flynn Road, Camarillo, CA 93012
Phone: (805)498-2111 FAX (805)498-3804

