## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## POWER MANAGEMENT

## Description

The SC668 is a highly integrated light management unit that provides programmable current for up to eight LED current sinks. Four LED banks are provided to allow settings for various LED zones or indicators. Four low-noise LDOs with programmable outputs ranging from 1.2 V to 3.3 V and 200 mA maximum output current are also included.

ADP limits the maximum LED current to a level that ensures the LEDs maintain matched currents when the supply voltage approaches dropout. This feature produces acceptable light output at low supply voltage levels without requiring a boost converter or charge pump.

Two interfaces are provided for design flexibility. The $I^{2} C$ interface controls the LED on/off functions, assigns the LEDs to backlight banks, programs the LED currents, programs the lighting effects, enables the LDOs, and sets the LDO output voltages. The PWM interface reduces the current setting for LED bank \#1 by a factor equal to the duty cycle of the applied PWM signal. A filter at the PWM input converts the pulsed signal to a DC current level, resulting in less switching noise compared to pulsed current methods.

The ADI input translates the voltage from an external ALS (Ambient Light Sensor) into a digitized code using a sigmadelta ADC. This block includes level detection to adjust the current setting of bank \#1 with two different programmable levels based on the ambient light level. An interrupt output transitions low to notify the host processor that a level adjustment has been made.

## Typical Application Circuit



## Pin Configuration



MLPQ-UT-20; 3x3, 20 LEAD
$\theta_{\mathrm{JA}}=35^{\circ} \mathrm{C} / \mathrm{W}$

## Marking Information



## Ordering Information

| Device | Package |
| :---: | :---: |
| SC668ULTRT $^{(1)(2)}$ | MLPQ-UT-20 $3 \times 3$ |
| SC668EVB | Evaluation Board |

Notes:
(1) Available in tape and reel only. A reel contains 3,000 devices.
(2) Lead-free package only. Device is WEEE and RoHS compliant and halogen-free.

## Recommended Operating Conditions

Ambient Temperature Range ( $\left.{ }^{\circ} \mathrm{C}\right) \ldots \ldots \ldots . .40 \leq \mathrm{T}_{\mathrm{A}} \leq+85$
Input Voltage (V) ............................... . . $2.9 \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5$
Backlight Sink Voltage (V) ................ $0.05 \leq \mathrm{V}_{\text {IN }} \leq 4.2$
Thermal Information
Thermal Resistance, Junction to Ambient ${ }^{(3)}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$. . . 35
Storage Temperature Range ( ${ }^{\circ} \mathrm{C}$ ). . . . . . . . . . . . -65 to +150
Peak IR Reflow Temperature ( 10 s to 30 s ) ( ${ }^{\circ} \mathrm{C}$ ) . . . . . . . +260

Exceeding the above specifications may result in permanent damage to the device or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not recommended.

NOTES:
(1) Subscripting for all LDOs (LDOn), $\mathrm{n}=1,2,3,4$.
(2) Tested according to JEDEC standard JESD22-A114-B.
(3) Calculated from package in still air, mounted to $3 \times 4.5$ (in), 4 layer FR4 PCB with thermal vias under the exposed pad per JESD51 standards.

## Electrical Characteristics

Unless otherwise noted, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for Typ, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for Min and Max, $\mathrm{T}_{\mathrm{JMAX})}=125^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{I N}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathbb{I N}}=\mathrm{C}_{\mathrm{LDO} 1}=\mathrm{C}_{\mathrm{LDO} 2}=\mathrm{C}_{\mathrm{LDO} 3}=\mathrm{C}_{\mathrm{LDO4}}=1.0 \mu \mathrm{~F}$, $C_{\text {BYP }}=22 n F,(E S R=0.03 \Omega)^{(1)}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Specifications |  |  |  |  |  |  |
| Input Supply Voltage | $\mathrm{V}_{\text {IN }}$ |  | 2.9 |  | 5.5 | V |
| Shutdown Current | $\mathrm{I}_{\text {Q(OFF) }}$ | Shutdown, $\mathrm{V}_{\text {IN }}=4.2 \mathrm{~V}$ |  | 0.1 | 2.0 | $\mu \mathrm{A}$ |
| Total Quiescent Current | $\mathrm{I}_{0}$ | Sleep (all LDOs off), $\mathrm{EN}=\mathrm{V}_{\text {IN }}{ }^{(2)}$ |  | 90 | 135 | $\mu \mathrm{A}$ |
|  |  | Sleep (all LDOs on), $\mathrm{EN}=\mathrm{V}_{\text {IN }}{ }^{(2)}$ |  | 300 | 450 |  |
|  |  | 8 LEDs on |  | 1.5 |  |  |
| LED Sink Electrical Specifications |  |  |  |  |  |  |
| Maximum Total Backlight Current | $\mathrm{I}_{\text {OUt(MAX) }}$ | Sum of all active LED currents, $\mathrm{V}_{\text {IN }}$ above dropout level |  | 200 |  | mA |
| Backlight Current Setting Range | $\mathrm{I}_{\text {BL }}$ | Nominal setting for BL1 - BL8 | 0 |  | 25 | mA |
| Backlight Current Accuracy | $I_{\text {BL_ACC }}$ | $\mathrm{I}_{\mathrm{BLn}}{ }^{(3)}=12 \mathrm{~mA}$ |  | $\pm 1.5$ |  | \% |
| Backlight Current Matching ${ }^{(4)}$ | $\mathrm{I}_{\text {BL-BL }}$ | $\mathrm{I}_{\mathrm{BLL}}{ }^{(3)}=12 \mathrm{~mA}$ | -3.5 | $\pm 0.5$ | +3.5 | \% |
| Dropout Voltage ${ }^{(5)}$ | $V_{\text {Do }}$ | One bank of 6 backlights set equal to 20 mA |  | 59 |  | mV |
| Current Sink Off-State Leakage Current | $\mathrm{I}_{\text {BLIFLIOFF) }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {BLn }}{ }^{(3)}=4.2 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |

SEMTECH

## Electrical Characteristics (continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDO Electrical Specifications |  |  |  |  |  |  |
| LDO1, LDO3, and LDO4 Voltage Setting Range | $\mathrm{V}_{\text {LDom }}{ }^{(6)}$ | Range of nominal settings | 1.5 |  | 3.3 | V |
| LDO2 Voltage Setting Range | $\mathrm{V}_{\text {LDO2 }}$ | Range of nominal settings | 1.2 |  | 1.8 | V |
| Output Voltage Accuracy | $\Delta \mathrm{V}_{\text {LDO }}$ | $\mathrm{I}_{\text {LDOn }}{ }^{(6)}=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 2.9 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.2 \mathrm{~V}$ | -3 | $\pm 1.0$ | +3 | \% |
|  |  | $\mathrm{I}_{\text {LDOn }}{ }^{(6)}=1 \mathrm{~mA}$ to $100 \mathrm{~mA}, 2.9 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.2 \mathrm{~V}$ | -3.5 |  | +3.5 | \% |
| Dropout Voltage | $V_{\text {Dm }}{ }^{(6)}$ | $\mathrm{I}_{\text {LDOm }}{ }^{(6)}=150 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {LDOm }}+\mathrm{V}_{\mathrm{Dm}}$ |  | 150 | 200 | mV |
|  | $\mathrm{V}_{\mathrm{D} 2}$ | $\mathrm{I}_{\text {LDO } 2}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {LDO2 }}+\mathrm{V}_{\mathrm{D} 2}$ |  | 100 | 150 |  |
| Current Limit | $\mathrm{I}_{\text {LIM }}$ |  | 200 |  |  | mA |
| Line Regulation | $\Delta \mathrm{V}_{\text {LINE }}$ | $\mathrm{I}_{\text {LDOm }}{ }^{(6)}=1 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.9 \mathrm{~V}$ to $4.2 \mathrm{~V}, \mathrm{~V}_{\text {LDOm }}=2.8 \mathrm{~V}$ |  | 2.1 | 7.2 | mV |
|  |  | $\mathrm{I}_{\text {LDO2 }}=1 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.9 \mathrm{~V}$ to $4.2 \mathrm{~V}, \mathrm{~V}_{\text {LDO2 }}=1.8 \mathrm{~V}$ |  | 1.3 | 4.8 |  |
| Load Regulation | $\Delta \mathrm{V}_{\text {LOAD }}$ | $\mathrm{V}_{\text {LDOm }}{ }^{(6)}=3.3 \mathrm{~V}, \mathrm{I}_{\text {LDOm }}=1 \mathrm{~mA}$ to 100 mA |  | 10 | 25 | mV |
|  |  | $\mathrm{V}_{\mathrm{LDO2} 2}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{LDO2}}=1 \mathrm{~mA}$ to 100 mA |  | 8 | 20 |  |
| Power Supply Rejection Ratio | $\mathrm{PSRR}_{\mathrm{m}}{ }^{(6)}$ | $\begin{gathered} 1.5 \mathrm{~V}<\mathrm{V}_{\text {LDom }}<3.0 \mathrm{~V}, \mathrm{f}<10 \mathrm{kHz}, \mathrm{C}_{\text {BYP }}=22 \mathrm{nF}, \\ \mathrm{I}_{\text {LDom }}=50 \mathrm{~mA} \text {, with } 0.5 \mathrm{~V}_{\text {P. } \mathrm{P}} \text { supply ripple } \end{gathered}$ |  | 53 |  | dB |
|  | PSRR ${ }_{2}$ | $\begin{gathered} 1.2 \mathrm{~V}<\mathrm{V}_{\text {LDO2 }}<1.8 \mathrm{~V}, \mathrm{f}<10 \mathrm{kHz}, \mathrm{C}_{\mathrm{BYP}}=22 \mathrm{nF}, \\ \mathrm{I}_{\text {LDO2 } 2}=50 \mathrm{~mA} \text {, with } 0.5 \mathrm{~V}_{\text {P. } \mathrm{P}} \text { supply ripple } \end{gathered}$ |  | 61 |  |  |
| Output Voltage Noise | $\mathrm{e}_{\text {n-LDom }}{ }^{(6)}$ | $\begin{gathered} 10 \mathrm{~Hz}<\mathrm{f}<100 \mathrm{kHz}, \mathrm{C}_{\text {BYP }}=22 \mathrm{nF}, \\ \mathrm{C}_{\text {LDom }}=1 \mu \mathrm{~F}, \mathrm{I}_{\text {LDom }}=50 \mathrm{~mA}, 1.5 \mathrm{~V}<\mathrm{V}_{\text {LDom }}<3.0 \mathrm{~V} \end{gathered}$ |  | 67 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  | $e_{\text {n-LDO2 }}$ | $\begin{gathered} 10 \mathrm{~Hz}<\mathrm{f}<100 \mathrm{kHz}, \mathrm{C}_{\mathrm{BYP}}=22 \mathrm{nF}, \\ \mathrm{C}_{\mathrm{LDO2}}=1 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{LDO} 2}=50 \mathrm{~mA}, 1.2 \mathrm{~V}<\mathrm{V}_{\mathrm{LDO} 2}<1.8 \mathrm{~V} \end{gathered}$ |  | 47 |  |  |
| Minimum LDO Capacitor ${ }^{(1)}$ | $\mathrm{C}_{\text {LDo(Min) }}$ | Nominal value for $\mathrm{C}_{\text {LDOn }}{ }^{(6)}$ | 1 |  |  | $\mu \mathrm{F}$ |
| ADC Specifications |  |  |  |  |  |  |
| Resolution | $A D_{\text {RES }}$ |  | 8 |  |  | bits |
| Offset | $A D_{\text {offset }}$ | $\mathrm{V}_{\text {L004 }}=3.3 \mathrm{~V}$ |  | 1 |  | LSB |
| Gain Error | $\mathrm{AD}_{\text {GAIN_ERR }}$ | $\mathrm{V}_{\text {LDO4 }}=3.3 \mathrm{~V}$ |  | 0.1 |  | \% |
| Integral Non-Linearity | INL | $\mathrm{V}_{\text {LDO4 }}=3.3 \mathrm{~V}$ |  | 1 |  | LSB |

## SEMTECH

## Electrical Characteristics (continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input Electrical Specifications (PWM, EN, SDA, SCL) |  |  |  |  |  |  |
| Input High Threshold ${ }^{(7)(8)}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | 1.6 |  |  | V |
| Input Low Threshold ${ }^{(7)(8)}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IN }}=2.9 \mathrm{~V}$ |  |  | 0.4 | V |
| Input High Current | $I_{\text {IH }}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Low Current | IIL | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |

## PWM Input Specification (PWM)

| PWM Input Frequency | $\mathrm{f}_{\text {PWM }}$ |  | 0.2 |  | 50 |
| :--- | :---: | :---: | :---: | :---: | :---: |

## $I^{2}$ C Interface

Interface complies with slave mode $I^{2} C$ interface as described by Philips $I^{2} C$ specification version 2.1 dated January, 2000.

| Digital Input Voltage ${ }^{(7)}$ | $\mathrm{V}_{B-H L}$ |  |  |  | 0.4 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{~V}_{B-H}$ |  | 1.6 |  |  | V |
| SDA Output Low Level |  |  |  |  | 0.4 | V |
| Digital Input Current | $\mathrm{I}_{\mathrm{DIN}}(\mathrm{SDA}) \leq 3 \mathrm{~mA}$ | -0.2 |  | 0.2 | $\mu \mathrm{~A}$ |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\text {HYS }}$ |  |  |  | 0.1 |  |
| Maximum Glitch Pulse Rejection | $\mathrm{t}_{\mathrm{SP}}$ |  |  | 50 | V |  |
| I/O Pin Capacitance | $\mathrm{C}_{\mathbb{I N}}$ |  |  | 10 | ns |  |

## $I^{2} \mathrm{C}$ Timing

| Clock Frequency ${ }^{(7)}$ | $\mathrm{f}_{\text {scl }}$ |  |  | 400 | 440 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL Low Period ${ }^{(7)(8)}$ | $\mathrm{t}_{\text {Low }}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| SCL High Period ${ }^{(7)(8)}$ | $\mathrm{t}_{\text {HIGH }}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Hold Time ${ }^{(7)(8)}$ | $\mathrm{t}_{\text {HD_DAT }}$ |  | 0 |  |  | $\mu \mathrm{s}$ |
| Data Setup Time ${ }^{(7)(8)}$ | $\mathrm{t}_{\text {SU_DAT }}$ |  | 100 |  |  | ns |
| Setup Time for Repeated START Condition ${ }^{(7)(8)}$ | $\mathrm{t}_{\text {SU_STA }}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Hold Time for Repeated START Condition ${ }^{(7)(8)}$ | $\mathrm{t}_{\text {H__STA }}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Setup Time for STOP Condition ${ }^{(7)(8)}$ | $\mathrm{t}_{\text {SU_STo }}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Bus-Free Time Between STOP and START ${ }^{(7)(8)}$ | $\mathrm{t}_{\text {BuF }}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Interface Start-up Time ${ }^{(7)}$ (8) | $\mathrm{t}_{\mathrm{EN}}$ | Bus start-up time after EN pin is pulled high |  |  | 900 | $\mu \mathrm{s}$ |

## Electrical Characteristics (continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fault Protection |  |  |  |  |  |  |
| Over-Temperature | $\mathrm{T}_{\text {отP }}$ | Rising threshold |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
|  | $\mathrm{T}_{\mathrm{HYS}}$ | Hysteresis |  | 30 |  | ${ }^{\circ} \mathrm{C}$ |
| Under Voltage Lockout | $\mathrm{V}_{\text {UvLo }}$ | Increasing $\mathrm{V}_{\text {IN }}$ |  | 2.4 |  | V |
|  | $\mathrm{V}_{\text {ULIO-Hys }}$ |  |  | 500 |  | mV |

Notes:
(1) Capacitors are MLCC of X5R type.
(2) EN is high for more than 10 ms .
(3) Subscript for all backlights (BLn), $n=1,2,3,4,5,6,7$, and 8 .
(4) Current matching is defined as $\pm\left[I_{\text {BL(MAX) }}-I_{\text {BL(MN) }}\right] /\left[I_{\text {BL(MAX) }}+I_{\text {BL(MNN }}\right]$.
(5) $V_{D O}$ is defined as the voltage at the BLn pin when current has dropped from the target value by $10 \%$.
(6) Subscript $m=1,3$, and 4 and applies only to LDO1, LDO3, and LDO4. Subscripting for all LDOs (LDOn), $n=1,2,3,4$.
(7) The host processor must meet these limits.
(8) Guaranteed by design.

## Typical Characteristics - Backlights

Backlight Efficiency (8 LEDs)



Dropout Voltage $\mathrm{V}_{\mathrm{DO}}$ vs $\mathrm{I}_{\mathrm{BL}}$ ( 6 LEDs)


## Typical Characteristics - Backlights (continued)

Group \#1 Blink Function (25mA)


Time ( $\mathbf{1 0 m s} /$ div)

Group \#1 Breathe Function ( 20 mA to 0.5 mA )



## Backlight Dimming with ALS and Fade



## SEMTECH

## Typical Characteristics - LDOs



Line Regulation (LDO2)


LDO Noise vs. Load Current (1.8V)


## Load Regulation (LDOm)



Line Regulation (LDOm)


LDO Noise vs. Load Current (2.8V)


## Typical Characteristics — LDOs (continued)



Load Transient Response (1.2V)


PSRR vs. Frequency (2.8V)


Load Transient Response (1.8V)


SEMTECH

## Pin Descriptions

| Pin \# | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | LDO1 | LDO1 output |
| 2 | VIN | Battery voltage input |
| 3 | GND | Ground pin |
| 4 | BL8 | Current sink output for backlight LED 8 - leave this pin open or grounded if unused |
| 5 | BL7 | Current sink output for backlight LED 7 - leave this pin open or grounded if unused |
| 6 | BL6 | Current sink output for backlight LED 6 - leave this pin open or grounded if unused |
| 7 | BL5 | Current sink output for backlight LED 5 - leave this pin open or grounded if unused |
| 8 | BL4 | Current sink output for backlight LED 4- leave this pin open or grounded if unused |
| 9 | BL3 | Current sink output for backlight LED 3 - leave this pin open or grounded if unused |
| 10 | BL2 | Current sink output for backlight LED 2 - leave this pin open or grounded if unused |
| 11 | BL1 | Current sink output for backlight LED 1 - leave this pin open or grounded if unused |
| 12 | ADI | ADC input - connect this pin to ground if unused |
| 13 | SCL | $1^{2} C$ clock input - ${ }^{12} \mathrm{C}$ buss pull-up resistor is required. |
| 14 | SDA | $1^{2} C$ data - bi-directional line used for read and write operations for all internal registers (refer to Register Map and $I^{2} C$ Interface sections) - $I^{2} C$ buss pull-up resistor is required. |
| 15 | PWM | Backlight PWM control signal input |
| 16 | EN | Chip enable - active high |
| 17 | BYP | Bypass pin for LDO reference - connect a 22 nF ceramic capacitor to GND |
| 18 | LDO4 | LDO4 output |
| 19 | LDO3 | LDO3 output |
| 20 | LDO2 | LDO2 output |
| T | THERMAL PAD | Thermal pad for heatsinking purposes - connect to ground plane using multiple vias - not connected internally |

## Block Diagram



## Applications Information

## General Description

The SC668 is optimized for handheld applications supplied from a single cell Li-lon and includes the following key features:

- Eight matched current sinks - BL1, BL2, BL3, BL4, BL5, BL6, BL7, and BL8 regulate LED backlighting current, with 0 mA to 25 mA per LED.
- Four adjustable LDOs - LDO1, LDO3, and LDO4 are adjustable with 15 settings from 1.5 V to 3.3 V . LDO2 is adjustable with 7 settings from 1.2 V to 1.8 V .
- ALS with a sigma-delta ADC that can also be used for general purpose ADC functions.
- PWM with an internal digital low-pass filter
- $1^{2} C$ Bus fast mode and standard mode


## LED Backlight Current Settings

The backlight current is set via the $\mathrm{I}^{2} \mathrm{C}$ interface. The current is regulated to one of 32 values between 0 mA and 25 mA . The step size varies depending upon the current setting. The first three steps are $50 \mu \mathrm{~A}, 100 \mu \mathrm{~A}$, and $200 \mu \mathrm{~A}$. Between 0.5 mA and 5 mA , the step size is 0.5 mA . The step size increases to 1 mA for settings between 5 mA and 21 mA . Steps are 2 mA between 21 mA and 25 mA . The variation in step size allows finer adjustment for dimming functions in the low current range and coarse adjustment at higher current settings where larger changes are not visible. The settings are psuedo-logarithmic. A zero setting also disables the current sink, providing an alternative to the enable bit.

## LED Backlight Current Sinks

Backlight current is independent of forward voltage mismatch $\left(\Delta \mathrm{V}_{\mathrm{F}}\right)$ between LEDs. When two or more backlight sinks are set to the same target current, their currents will match, even if the LED voltages are different. The backlight current sinks are designed with a low dropout voltage (typically 59 mV for a bank of 6 LEDs at 20 mA ) to optimize run-time when the LED anode voltage is provided by a battery.

## LED Anode Supply

In the typical application circuit, the battery voltage supplies the LEDs. An alternative to this configuration is to connect the LED anodes to a second DC supply as shown in Figure 1. Such a connection is especially useful when an alternate voltage that is slightly higher than the
forward voltage of the LEDs is available. The resulting efficiency in this scenario would be optimal. To achieve best accuracy, the current sink amplifier requires the LED sink pin (BLn) to be within the operational range of $\mathrm{V}_{\mathrm{DO}} \leq \mathrm{V}_{\text {BLn }} \leq 4.2 \mathrm{~V}$. When the sink is off, $\mathrm{V}_{\text {BLn }}$ may float as high as 5.5 V .


Figure 1 - Anode Supply

## Unused Backlight Current Sinks

The backlight LEDs default to the off state upon powerup. For backlight applications using fewer than 8 LEDs, any unused output must be left open or grounded and the unused LED must remain disabled. When writing to the backlight enable register, a zero (0) must be written to the corresponding enable bit of any unused output.

## Backlight Quiescent Current

The quiescent current required to operate the backlights is reduced when backlight current is less than 8.0 mA . This feature results in higher efficiency under light-load conditions. Further quiescent current reduction will result from using fewer LEDs.

## Backlight Configuration into Banks

The eight LED backlight drivers can be assigned to a single bank or divided among up to four independent banks refer to the Register Map section for more details. The independent banks can each be configured with different settings for backlight current and fade operation.

## Bank Configuration into Groups

The four backlight banks can be assigned to two groups (group \#1 and group \#2). Each group provides independent settings for the fade and breathe effect rate options. Each group also provides independent settings for target time and start time, which are used to customize the

## Applications Information (continued)

blink and breathe lighting effects. Details of the fade, breathe, and blink effects are introduced later in this Applications Information section.

## Target Backlight Settings for Lighting Effects

The target backlight setting is the current which will result at the end of a blink or breathe lighting effect cycle. The Register Map contains four control registers which set the target backlight currents for each bank. Registers 06h, $07 \mathrm{~h}, 08 \mathrm{~h}$, and 09 h contain the target current values for: bank \#1, bank \#2, bank \#3, and bank \#4, respectively.

Bank \#1 also uses the target value of register 06h in association with the ALS function. Bank \#1 can be set to automatically change to the target value of register 06h when the ADC exceeds a programmable rising threshold. ALS is defined in more detail under Ambient Light Sense, and in the Register Map section under ADC Function Register 12h.

## Breathe Lighting Effect

The breathe lighting effect may be applied independently to each group. When this feature is enabled, the bank's backlight current will increase and decrease periodically at a rate that mimics calm and smooth breathing. Once initialized via the $I^{2} C$ interface, this function will run continuously, independent of the host processor, saving instruction cycles and simplifying timing requirements.

Three timing parameters must be set to define the breathe effect timing: effect rate, start time, and target time. Group \#1 and group \#2 have independent timing parameters to support a variety of options. When a bank is assigned to a group, it adopts the timing parameters of the respective group.

When enabled, the breathe function causes the backlights to change brightness by stepping the current incrementally, using the effect rate parameter, until the final backlight current is reached. The current will remain at the target value for a time set by the target time parameter. When the target time has ended, the brightness will again change, this time in reverse order, stepping the current incrementally, using the effect rate parameter, until the current returns to the start value. The current will remain at the start value for the time set by the start
time parameter. When the start time has ended, the breathe cycle begins again.

The breathe effect rate is programmable for group \#1 and group \#2 and can be independently set to $4,8,16,24,32$, 48 , or 64 ms for each group. Also, the start time and target time parameters for group \#1 and group \#2 can be independently set to $32,64,256,512,1024,2048,3072$, or 4096ms.

In addition to the group's timing parameters, start current and target current values and BxBEN (blink/breathe enable) and BxFEN (fade enable) bits are set for each bank to define that bank's min and max current during a breathe cycle and enable the breathe function.

The five parameters that define the breathe effect are:

1. Effect rate - write value to register OFh
2. Start current - write value to register $02 \mathrm{~h}, 03 \mathrm{~h}, 04 \mathrm{~h}$, or 05h (bank dependent)
3. Target current - write value to registers $06,07 \mathrm{~h}, 08 \mathrm{~h}$, or 09h (bank dependent)
4. Start time - write value to register 10 h or 11 h (group dependent)
5. Target time - write to register 10 h or 11 h (group dependent

Figure 3 illustrates the breathe effect with respect to time. For an example of the breathe effect, with bank \#1 assigned to group \#1, the terms used in the illustration are as follows:

- $I_{\text {bl_start }}=$ contents of register 02h (B1FEN must equal 1)
- $\mathrm{I}_{\text {bl_target }}=$ contents of register 06h (B1BEN must equal 1)
- $\mathrm{t}_{\text {START }}=$ contents of bits ST1_[2:0] in register 10h
- $\mathrm{t}_{\text {target }}=$ contents of bits TT1_[2:0] in register 10h
- $\mathrm{t}_{\text {BREATHE }}=$ breathe time. Equal to the breathe rate times the number of steps between $I_{\text {BL_START }}$ and $\mathrm{I}_{\text {bl_target }}$ Breathe time is set with the bits ER1_ [2:0] in register OFh.


## Blink Lighting Effect

The blink lighting effect provides an automatic LED blinking function that can be applied to a single LED driver or

## Applications Information (continued)

an LED driver bank without any host processor interaction. Blinking can be initialized via the $I^{2} C$ interface at power up and the settings maintained in the SC668 registers with no need for additional software interaction.

Two timing parameters must be set to define the blink effect timing: start time and target time. Start and target times can be independently set to $32,64,256,512,1024$, $2048,3072,4096 \mathrm{~ms}$. The total blink cycle time is equal to the sum of the start and target times.

In addition to timing parameters, start current and target current values are used to set the bank's min and max current, and a combination of bits BxBEN (blink/breathe enable) and BXFEN (fade enable) are used to enable the blink function.

The four parameters are:

1. Start current - write value to register $02 \mathrm{~h}, 03 \mathrm{~h}, 04 \mathrm{~h}$, or 05h (bank dependent)
2. Target current - write value to register $06,07 \mathrm{~h}, 08 \mathrm{~h}$, or 09h (bank dependent)
3. Start time - write value to register 10 h or 11 h (group dependent)
4. Target time - write to register 10 h or 11 h (group dependent)

Figure 4 illustrates the blink effect with respect to time. For an example of the blink effect, with bank \#2 assigned to group \#2, the terms used in the illustration are as follows:

- $\mathrm{I}_{\text {bl_start }}=$ contents of register 03h (B2FEN must equal 0)
- $\mathrm{I}_{\text {bl_target }}=$ contents of register 07h (B2BEN must equal 1)
- $\mathrm{t}_{\text {START }}=$ contents of bits ST2_[2:0] in register 11h
- $\mathrm{t}_{\text {target }}=$ contents of bits TT2_[2:0] in register 11h


## Backlight Fade-In and Fade-Out Lighting Effects

When enabled, the fade function causes the backlights to change brightness by stepping the current incrementally until the final backlight current is reached. The backlight fade-in and fade-out may be applied to selected banks. When enabled, the bank current will gradually increase during fade-in and gradually decrease during fade-out. The rate of increase or decrease is programmable for
group \#1 and group \#2 and can be independently set to $1,2,4,6,8,12$, or 16 ms for each group. The fade function causes the bank to begin stepping from its current state to the next programmed state as soon as the new state is stored in its register. For example, if the bank is set to 25 mA , fade is enabled, and the bank is changed to 0 mA , the bank will step from 25 mA down to 0 mA using all settings between 25 mA and 0 mA .

In addition to the 32 programmable backlight current values, there are also 75 non-programmable current steps. The non-programmable steps are active only during a fade or breathe operation to provide for a very smooth change in backlight brightness. Backlight current steps proceed at a programmable fade rate of $1,2,4,6,8,12$, or 16 ms . The exact length of time used to fade between any two backlight values is determined by multiplying the fade rate by the number of steps between the old and new backlight values. The fade time can be calculated from the data provided in Table 1 on page 19.

Two parameters must be programmed to enable the fade effects: effect rate and start current. The fade function will begin when a new start current is set along with the FEN bit in the associated register.

The fade effect rate parameter must be set to define the fade timing. Group \#1 and group \#2 have independent sets of timing parameters to support a variety of fade timing options. When a bank is assigned to a group, it adopts the timing parameters of the respective group.

Registers associated with fade are described below:

1. Effect Rate - write a value to register OFh (group dependent)
2. Start Current - write value to register $02 \mathrm{~h}, 03 \mathrm{~h}, 04 \mathrm{~h}$, or 05h (bank dependent)

Figure 5 illustrates the fade-in and fade-out effects with respect to time. For an example of the fade effects assigned to bank 3 with effect rate 2 , the terms in the illustration are as follows:

- $\mathrm{I}_{\text {BL_INTIAL }}=$ contents of register 04h (B3FEN must equal 1)


## Applications Information (continued)

- $I_{\text {BL_FNAL }}=$ new value written to register 04h (register 07h bit B3BEN must equal 0), however, the "Target" value of register 07h has no effect on fade.
- $\mathrm{t}_{\text {FADE_IN }}=$ contents of bits ER2_[2:0] in register 0Fh
- $\mathrm{t}_{\text {FADE_OUT }}=\mathrm{t}_{\text {FADE_IN }}$


## Auto-Dim Lighting Effect

Two auto-dim settings are provided - auto-dim full and auto-dim partial. These settings provide automatic dimming of bank \#1. The auto-dim delay times are set using the group \#1 target and start time register (10h). Delay times are 8 times the group \#1 target and start times.

Auto-dim full provides a time-out and dimming function followed by a time-out and turn-off function. Auto-dim full begins when the bank is enabled (or re-enabled), the bank will first go to the target current and wait for a count of 8 times the group \#1 target time. The bank will then dim to the "start" current and wait for a count of 8 times the group \#1 start time. The bank will then turn off.

Auto dim partial provides the time-out and dimming function, but does not turn off backlights. Auto-dim partial begins when the bank is enabled (or re-enabled), the bank will first go to the target current and wait for a count of 8 times the group \#1 target time. The bank will then dim to the "start" current. The bank will not turn off automatically.

Auto-dim is available only for group \#1. After selecting an auto-dim option, the bank's blink effect must be enabled to enable auto-dim. The bank must then be enabled or reenabled to begin the auto-dim. Auto-dim partial is illustrated in Figure 6, and auto-dim full is illustrated in Figure 7.

## Brightness Change without Effects

There are two ways to change brightness while using no lighting effect. One way is to set the effect rate option to the zero value "snap to target" (a function of register OFh). This method will block all lighting effects on all banks within a group. Another way to change brightness, with no lighting effect, is to set the BxFEN and BxBEN both equal to zero. This second method will block all lighting effects on a single bank, and with no influence over other banks within the group.

Writing a new value to the backlight current register, while effects are disabled, will cause the change in brightness to
occur immediately. When changing brightness without effects, registers 02h through 05h are used for this function. The target values of registers 06h through 09h are not involved.

Figure 8 illustrates the brightness change with respect to time. An example of brightness change to bank \#4 with no lighting effect, is as follows:

- $\mathrm{I}_{\text {BL_INTIAL }}=$ previous value written to register 05h
- $\mathrm{I}_{\text {bl_final }}=$ new value written to register 05 h

The register 05h bit B4FEN must equal 0, and register 09h bit B4BEN must equal 0, however, the "Target" value of register 09h has no effect on the final current.

## Fade State Diagram

The state diagram in Figure 2 describes the fade operation. If the backlight enable bits are disabled during an


Figure 2 - State Diagram for Fade Function

## SEMTECH

## Applications Information (continued)



Figure 3 - Breathe Timing Diagram


Figure 4 - Blink Timing Diagram


Figure 5 - Fade-in and Fade-out Timing Diagram


Figure 6 - Auto-Dim Partial Timing Diagram


Figure 7 - Auto-Dim Full Timing Diagram


Figure 8 - Brightness Increase and Decrease Without Fade Timing Diagram

SEMTECH

## Applications Information (continued)

Notes for figures on previous page
$\mathbf{t}_{\mathbf{1}}=$ start of cycle
$\mathbf{t}_{2}=$ end of cycle
$\mathbf{t}_{\text {start }}=$ The time that the bank's current remains at the start value.
$\mathbf{t}_{\text {TARGET }}=$ The time that the bank's current remains at the target value.
$\mathbf{t}_{\text {BREATHE }}=$ The time that the bank's current will continue to increase or decrease during a breathe cycle. Breathe time is determined by multiplying the breathe rate by the number of steps (from Table1). Breathe rate is a group dependent value of the effect rate register 0Fh.
$\mathbf{t}_{\text {FADE_IN }}=$ The fade time of increasing bank current, determined by multiplying the fade rate by the number of steps (from Table 1). Fade rate is a group dependent value of the effect rate register 0Fh.
$\mathbf{t}_{\text {FADE_OUT }}=$ The fade time of decreasing bank current, determined by multiplying the fade rate by the number of steps (from Table 1). Fade
rate is a group dependent value of the effect rate register OFh. $\mathrm{t}_{\text {FADE IN }}$ is always equal to $t_{\text {FADE_OuT }}$
$I_{\text {BL_start }}=$ The bank current at the start of the cycle. This is the bank dependent value of register $02 \mathrm{~h}, 03 \mathrm{~h}, 04 \mathrm{~h}$, or 05 h .
$I_{\text {bl_target }}=$ The bank current at the end of the cycle. This is the bank dependent value of register $06 \mathrm{~h}, 07 \mathrm{~h}, 08 \mathrm{~h}$, or 09 h .
$\mathrm{I}_{\text {BL_INITIAL }}=$ The bank dependent value of register $02 \mathrm{~h}, 03 \mathrm{~h}, 04 \mathrm{~h}$, or 05 h .
$\mathrm{I}_{\text {BL_FINAL }}=$ The bank dependent value of register $02 \mathrm{~h}, 03 \mathrm{~h}, 04 \mathrm{~h}$, or 05 h .
NOTE: "START" and "TARGET" subscripts apply only to blink and breathe effects which require a target value to complete a cycle. "INITIAL" and "FINAL" subscripts apply when changing a bank's current without use of the target registers.

## Applications Information (continued)

Table 1 - Number of Backlight Fade / Breathe Steps between Values (See Note)


## Ending Value (mA)

NOTE
The fade time is determined by multiplying the number of steps by the fade rate (fade steps $\times$ fade rate $=$ fade time).
The breathe time is determined by multiplying the number of steps by the breathe rate (breathe steps $\times$ breathe rate $=$ breathe time).

## Applications Information (continued)

ongoing fade, the bank will turn off immediately. When the backlight bits are re-enabled and BxFEN $=1$, the backlight currents will begin at 0 mA and fade to the value determined by the backlight current register bits IBx[4:0]. If the backlight enable bits are re-enabled and $\operatorname{BxFEN}=0$, the main backlights will proceed immediately to the value of IBx[4:0]. Note that the words "target value" are not used to describe the final value after a fade operation. "Target value" is reserved for describing the backlight settings at the end of the blink or breathe effect cycles.

## Non-Programmable Backlight Steps

In addition to the 32 programmable backlight steps, there are 75 non-programmable steps which are used only during a fade or breathe operation. Table 1 provides the total number of steps between the starting and ending value of any fade or breathe operation. The value from Table 1 is multiplied by the fade rate to determine the total fade time. The maximum possible fade-in duration, from 0 mA to 25 mA , or fade-out duration, from 25 mA to 0 mA , is equal to $106 \times 16 \mathrm{~ms}=1696 \mathrm{~ms}$.

Figures 10 through 14 provide additional information about the non-programmable steps. Each figure represents one linear segment of the overall fade range shown in Figure 15. The overall fade range is a piece-wise linear approximation of a logarithmic function which provides for a very smooth visual fading or breathing effect.

The fade rate may be changed dynamically when a fade operation is active by writing new values to the fade register. When a new backlight level is written during an ongoing fade operation, the fade will be redirected to the new value from the present state. An ongoing fade operation may be cancelled by disabling fade, which will result in the backlight current changing immediately to the final value. If fade is disabled, the current level will change immediately to the final value without the fade delay.

## PWM Operation on Bank \#1

A PWM signal on the PWM pin can be used to adjust the DC current through the LEDs in bank \#1. When the duty cycle is $100 \%$, the backlight current through each LED ( $\left.I_{\text {BL }}\right)$ equals the full scale current value set for bank \#1. The PWM input samples voltage at the PWM pin and converts
the duty cycle to a DC current level. A DC current is passed through the LEDs, providing lower noise compared to the more conventional pulsed current PWM method.

## PWM Sampling

The sampling system that translates the PWM signal to a DC current requires the PWM pin to have a minimum high time $\mathrm{t}_{\text {HIG__MIN }}$ to set the DC level. High time less than $\mathrm{t}_{\text {HIG__MIN }}$ impacts the accuracy of the target $\mathrm{I}_{\mathrm{BL}}$. The minimum duty cycle needed to support the minimum high time specification varies with the applied PWM frequency (see Figure 9). Note that use of a lower PWM frequency, from 200 Hz to 10 kHz , will support a lower minimum duty cycle and an extended backlight dimming range.


Figure 9 - Minimum Duty Cycle

## Ambient Light Sense

The SC668 includes a general purpose sigma-delta ADC that is designed to interface with an ambient light sensor. The ADC input accepts the output of an external ambient light sensor circuit. When the ADC is enabled via the $I^{2} C$ bus, the analog signal produced by the ambient light sensor is compared with two user programmable threshold levels. The result of the comparison is then used to automatically change the brightness of the LEDs in bank \#1 to a user defined value. This function is used to compensate for ambient lighting conditions - increasing brightness where brighter ambient conditions exist and decreasing brightness in lower lighting conditions.

## SEMTECH

## Applications Information (continued)

NOTES: • = Programmable backlight steps, o = Non-programmable fade/breathe steps


Figure 10 - Backlight Steps (0.0mA to 0.5 mA )


Figure 11 - Backlight Steps ( 0.5 mA to 6.0 mA )


Figure 12 - Backlight Steps ( 6.0 mA to 8.0 mA )


Figure 13 - Backlight Steps (8.0mA to 12.0 mA )


Figure 14 - Backlight Steps (12.0mA to $\mathbf{2 5 . 0 m A}$ )


Figure 15 - Backlight Steps (0.0mA to 25.0 mA )

## Applications Information (continued)

## General Purpose ADC

The ADI pin may also be used for general purpose ADC functions. For example, a linear temperature sensor may be added to the application circuit, and the SC668 may provide temperature data or an over-temperature warning flag. In this case, registers $13 \mathrm{~h}, 14 \mathrm{~h}$, and 15 h can be used to store the ADC reading and set thresholds that will trigger and interrupt output if the reading does not remain between them.

## Programmable LDO Outputs

Four LDO (low dropout) regulators are included to supply power to peripheral circuits. Each LDO output voltage setting has $\pm 3.5 \%$ accuracy over the line, load, and operating temperature ranges. Output current greater than specification is possible at somewhat reduced accuracy (refer to the typical characteristic section of this datasheet for load regulation examples). LDO1, LDO3, and LDO4 have identical specifications, with a programmable output ranging from 1.5 V to 3.3 V . LDO2 is specified to operate with programmable output ranging from 1.2 V to 1.8 V . All of the LDOs are low noise and can be used with noise sensitive circuits.

LDO4 is internally connected to the ADC (Analog to Digital Converter) to provide the reference voltage for the ADC. LDO4 must be enabled for the ADC to function. When the ALS function is used, LDO4 may also be used to provide power to the external ALS circuit.

## Shutdown Mode

The device is disabled when the EN pin is held low for the shutdown time specified in the electrical characteristics section. All registers are reset to default conditions at shutdown. Typical current consumption in this mode is $0.1 \mu \mathrm{~A}$.

## Sleep Mode

Sleep mode is activated when all backlights are off. This is a reduced current mode that helps minimize overall current consumption. In sleep mode, the $I^{2} \mathrm{C}$ interface continues to monitor its input for commands from the host processor. All registers retain their settings in sleep mode. Typical current consumption in this mode is $90 \mu \mathrm{~A}$.

## Protection Features

The SC668 provides OT (Over-temperature) protection and LDO current limiting to safeguard the device from catastrophic failures.

## Over-Temperature Protection

The OT protection circuit prevents the device from overheating and experiencing a catastrophic failure. When the junction temperature exceeds $165^{\circ} \mathrm{C}$, the device goes into thermal shutdown with all outputs disabled until the junction temperature is reduced. All register information is retained during thermal shutdown. Hysteresis of $30^{\circ} \mathrm{C}$ is provided to ensure that the device cools sufficiently before re-enabling.

## LDO Current Limit

The device limits current at each LDO output pin. The typical limit is 400 mA , with a minimum limit rating of 200 mA . The LDOs may be used for up to 200 mA without tripping the current limit.

## Thermal Management

A junction temperature calculation should be performed for each new application design to ensure the device will not exceed $125^{\circ} \mathrm{C}$ during normal operation. The first step is to determine how much power can be dissipated by the SC668 in the application. The following formula approximates the maximum dissipation. This formula can be used to sum the maximum internal power dissipation required of each LDO and each backlight sink.

$$
\mathrm{PD}_{\mathrm{D}}=\sum_{\mathrm{n}=1}^{4}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\text {LDon }}\right) \times \mathrm{ILDOO}_{\mathrm{n}}+\sum_{\mathrm{m}=1}^{7} \mathrm{~V}_{\mathrm{BL}} \times \mathrm{IBLm}
$$

The resulting power dissipation can then be used in the calculation for maximum junction temperature.

$$
\mathrm{T}_{J}=\mathrm{T}_{\mathrm{A}}+\Theta_{\mathrm{JA} \times} \times \mathrm{P}_{\mathrm{D}}
$$

where,
$T_{A}=$ Maximum ambient temperature rating in ${ }^{\circ} \mathrm{C}$.
$\Theta_{J A}=$ Thermal resistance, from junction to ambient, equal to $35^{\circ} \mathrm{C} / \mathrm{W}$ for a optimum circuit board layout.

## Applications Information (continued)

## PCB Layout Considerations

The layout diagram in Figure 16 illustrates a two-layer PCB layout for the SC668 and supporting components. Following fundamental layout rules is critical for achieving the performance specified in the Electrical Characteristics table. The following guidelines are recommended when developing a PCB layout:

- Place all bypass and decoupling capacitors $\mathrm{C}_{\mathrm{IN}} \mathrm{C}_{\mathrm{LDO} 1^{\prime}} \mathrm{C}_{\mathrm{LDO} 2^{\prime}} \mathrm{C}_{\mathrm{LDO} 3^{\prime}} \mathrm{C}_{\mathrm{LDO} 4^{\prime}}$, and $\mathrm{C}_{\text {BYP }}$ as close to the device as possible.
- Ensure that all connections to pins IN and OUT make use of wide traces so that the resistive drop on each connection is minimized.
- The thermal pad should be connected to the ground plane using multiple vias to ensure proper thermal connection for optimal heat transfer.
- The following capacitors $-\mathrm{C}_{\mathrm{LDO} 1^{\prime}} \mathrm{C}_{\mathrm{LDO}^{\prime}} \mathrm{C}_{\mathrm{LDO}^{\prime}}$ $\mathrm{C}_{\text {LDO4' }}$ and $\mathrm{C}_{\text {BYP }}$ should be grounded together. Connect these capacitors to the ground plane at one point near the SC668 as shown in Figure 16.
- Figure 17 shows the component copper layer. Make all ground connections to a solid ground plane as shown in Figure 18.
- All LDO output traces should be made as wide as possible to minimize resistive losses.


Figure 17 - Layer 1


Figure 16 - Recommended PCB Layout


Figure 18 - Layer 2

## Serial Interface

## The I ${ }^{2}$ C General Specification

The SC668 is a read-write slave-mode $I^{2} \mathrm{C}$ device and complies with the Philips $1^{2} \mathrm{C}$ standard Version 2.1, dated January 2000. The SC668 has twenty-three user-accessible internal 8 -bit registers. The $I^{2} \mathrm{C}$ interface has been designed for program flexibility, supporting direct format for write operation. Read operations are supported on both combined format and stop separated format. While there is no auto increment/decrement capability in the SC668 $I^{2} \mathrm{C}$ logic, a tight software loop can be designed to randomly access the next register independent of which register you begin accessing. The start and stop commands frame the data-packet and the repeat start condition is allowed if necessary.

## SC668 Limitations to the I²C Specifications

The SC668 only recognizes seven bit addressing. This means that ten bit addressing and CBUS communication are not compatible. The device can operate in either standard mode ( $100 \mathrm{kbit} / \mathrm{s}$ ) or fast mode ( $400 \mathrm{kbit} / \mathrm{s}$ ).

## Slave Address Assignment

The seven bit slave address is $1110000 x$. The eighth bit is the data direction bit. EOh is used for a write operation, and E1h is used for a read operation.

## Supported Formats

The supported formats are described in the following subsections.

## Direct Format - Write

The simplest format for an $I^{2} \mathrm{C}$ write is direct format. After the start condition $[\mathrm{S}]$, the slave address is sent, followed by an eighth bit indicating a write. The SC668 $I^{2} \mathrm{C}$ then acknowledges that it is being addressed, and the master responds with an 8 bit data byte consisting of the register address. The slave acknowledges and the master sends
the appropriate 8 bit data byte. Once again, the slave acknowledges and the master terminates the transfer with the stop condition [P].

## Combined Format - Read

After the start condition [S], the slave address is sent, followed by an eighth bit indicating a write. The SC668 $I^{2} \mathrm{C}$ then acknowledges that it is being addressed, and the master responds with an 8 bit data byte consisting of the register address. The slave acknowledges and the master sends the repeated start condition [Sr]. Once again, the slave address is sent, followed by an eighth bit indicating a read. The slave responds with an acknowledge and the 8 bit data from the previously addressed register; the master then sends a non-acknowledge (NACK). Finally, the master terminates the transfer with the stop condition [P].

## Stop Separated Reads

Stop-separated reads can also be used. This format allows a master to set up the register address pointer for a read and return to that slave at a later time to read the data. In this format the slave address followed by a write command are sent after a start [S] condition. The SC668 then acknowledges it is being addressed, and the master responds with the 8-bit register address. The master sends a stop or restart condition and may then address another slave. After performing other tasks, the master can send a start or restart condition to the SC668 with a read command. The device acknowledges this request and returns the data from the register location that had previously been set up.

## Serial Interface (continued)

## $I^{2}$ C Direct Format Write

| S | Slave Address | W | A | Register Address | A | Data | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

S - Start Condition
Slave Address - 7-bit
W - Write = ' 0 '
Register address - 8-bit
A - Acknowledge (sent by slave)
Data - 8-bit
P - Stop condition

## $I^{2}$ C Stop Separated Format Read



S - Start Condition
$\mathrm{W}-\mathrm{Write}=$ = 0 '
$\mathrm{R}-$ Read $=$ ' 1 '
A - Acknowledge (sent by slave)
NAK - Non-Acknowledge (sent by master)
Sr - Repeated Start condition
P - Stop condition

## ${ }^{12}$ C Combined Format Read

| S | Slave Address | W | A | Register Address | A | Sr | Slave Address | R | A | Data | NACK |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

S - Start Condition
W - Write = ' 0 '
Slave Address - 7-bit
$W$ - Write = '0'
A - Acknowledge (sent by slave)
NAK - Non-Acknowledge (sent by master)
Sr - Repeated Start condition
P - Stop condition

Slave Address - 7-bit
Register address - 8-bit
Data-8-bit

Register address - 8-bit
Data-8-bit

