



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



SC8673010L

Asymmetric Dual Silicon N-ch Power MOS FET

For DC-DC Converter

■ Features

- Low Drain-source On-state Resistance : RDS(on) typ.  
FET1 : 10 mΩ (VGS = 4.5 V), FET2 : 2.5 mΩ (VGS = 4.5 V)
- Halogen-free / RoHS compliant  
(EU RoHS / UL-94 V-0 / MSL : Level 1 compliant)

■ Marking Symbol : A1

■ Packaging

Embossed type (Thermo-compression sealing) : 3 000 pcs / reel (standard)

■ Absolute Maximum Ratings Ta = 25 °C



Parameter	Symbol	Rating		Unit
		FET1	FET2	
Drain to Source Voltage	VDS	30	30	V
Gate to Source Voltage	VGS	±20	±20	
Drain Current	Package limited	ID1	16	A
	DC *1	ID2	10	
Drain Current (Pulsed) *1 *2	IDp	48	120	
Total Power Dissipation	Ta = 25 °C, DC *1	PD1	1.7	W
	Ta = 25 °C, DC *3	PD2	1	
	Tc = 25 °C	PD3	19	
Thermal Resistance	Channel to Ambient *1	Rth(ch-a)1	70	°C / W
	Channel to Ambient *3	Rth(ch-a)2	125	
	Channel to Case	Rth(ch-c)	6.6	
Channel Temperature	Tch	150		°C
Operating ambient temperature	Topr	-40 to +85		
Storage Temperature Range	Tstg	-55 to +150		
Avalanche Current (Single pulse) *4	IAR	8	20	A
Avalanche Energy (Single pulse) *4	EAR	8	46	mJ

Note \*1 Device mounted on a glass-epoxy board in Figure 1.1 and 1.2


\*2 Pulse test : Ensure that the channel temperature does not exceed 150 °C

\*3 Device mounted on a glass-epoxy board in Figure 1.3

\*4 VDD = 24 V, VGS = 10 to 0 V, L = 0.1 mH, Tch = 25 °C (initial)



Outline and Figures



FR4 Glass-Epoxy Board (25.4 mm × 25.4 mm × 0.8 mm)




Figure 1.1 (FET1) Figure 1.2 (FET2) Figure 1.3 (FET1, FET2)

■ Electrical Characteristics Ta = 25 °C ± 3 °C

FET1

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Drain-source Breakdown Voltage	VDSS	ID = 1 mA, VGS = 0 V	30			V
Zero Gate Voltage Drain Current	IDSS	VDS = 30 V, VGS = 0 V			10	μA
Gate-source Leakage Current	IGSS	VGS = ±16 V, VDS = 0 V			±10	μA
Gate-source Threshold Voltage	Vth	ID = 1.01 mA, VDS = 10 V	1		3	V
Drain-source On-state Resistance	RDS(on)1	ID = 8 A, VGS = 10 V		7	10	mΩ
	RDS(on)2	ID = 8 A, VGS = 4.5 V		10	14	
Input Capacitance	Ciss	VDS = 10 V, VGS = 0 V f = 1 MHz		780	1 092	pF
Output Capacitance	Coss			160	224	
Reverse Transfer Capacitance	Crss			61	98	
Turn-on Delay Time <sup>*1</sup>	td(on)	VDD = 15 V, VGS = 0 to 10 V		7		ns
Rise Time <sup>*1</sup>	tr	ID = 8 A		3		
Turn-off Delay Time <sup>*1</sup>	td(off)	VDD = 15 V, VGS = 10 to 0 V		34		ns
Fall Time <sup>*1</sup>	tf	ID = 8 A		4		
Total Gate Charge	Qg	VDD = 15 V, VGS = 0 to 4.5 V ID = 8 A		6.3		nC
Gate to Source Charge	Qgs			2.5		
Gate to Drain Charge	Qgd			2.1		
Gate resistance	rg	f = 5 MHz		1.2	3	Ω

Body Diode Characteristic

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Diode Forward Voltage	VSD	IS = 8 A, VGS = 0 V		0.8	1.2	V

- Note : 1. Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 Measuring methods for transistors.  
2. \*1 Measurement circuit for Turn-on Delay Time / Rise Time / Turn-off Delay Time / Fall Time

FET2



Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Drain-source Breakdown Voltage	VDSS	ID = 1 mA, VGS = 0 V	30			V
Zero Gate Voltage Drain Current	IDSS	VDS = 30 V, VGS = 0 V			10	μA
Gate-source Leakage Current	IGSS	VGS = ±16 V, VDS = 0 V			±10	μA
Gate-source Threshold Voltage	Vth	ID = 4.38 mA, VDS = 10 V	1.3		3	V
Drain-source On-state Resistance	RDS(on)1	ID = 20 A, VGS = 10 V		1.9	2.5	mΩ
	RDS(on)2	ID = 20 A, VGS = 4.5 V		2.5	3.5	
Input Capacitance	Ciss	VDS = 10 V, VGS = 0 V f = 1 MHz		3 700	5 180	pF
Output Capacitance	Coss			430	602	
Reverse Transfer Capacitance	Crss			310	496	
Turn-on Delay Time <sup>*1</sup>	td(on)	VDD = 15 V, VGS = 0 to 10 V		13		ns
Rise Time <sup>*1</sup>	tr	ID = 20 A		14		
Turn-off Delay Time <sup>*1</sup>	td(off)	VDD = 15 V, VGS = 10 to 0 V		64		ns
Fall Time <sup>*1</sup>	tf	ID = 20 A		9		
Total Gate Charge	Qg	VDD = 15 V, VGS = 0 to 4.5 V ID = 20 A		28		nC
Gate to Source Charge	Qgs			9		
Gate to Drain Charge	Qgd			10		
Gate resistance	rg	f = 5 MHz		0.8	3	Ω

Body Diode Characteristic

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Diode Forward Voltage	VSD	IS = 20 A, VGS = 0 V		0.9	1.2	V







- Note : 1. Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 Measuring methods for transistors.  
2. \*1 Measurement circuit for Turn-on Delay Time / Rise Time / Turn-off Delay Time / Fall Time

\*1 Measurement circuit for Turn-on Delay Time / Rise Time / Turn-off Delay Time / Fall Time



FET1


Technical Data ( reference )




FET1

Technical Data ( reference )


V<sub>th</sub> - T<sub>a</sub>




R<sub>DS(on)</sub> - T<sub>a</sub>




P<sub>D</sub> - T<sub>a</sub>




P<sub>D</sub> - T<sub>c</sub>



R<sub>th</sub> - t<sub>sw</sub>









Safe Operating Area









FET2

Technical Data ( reference )



FET2


Technical Data ( reference )






HSO8-F3-B

Unit : mm



■ Land Pattern (Reference) (Unit : mm)



## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.  
Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.  
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.