# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



0.145" 10-Character 5x5 Dot Matrix Serial Input Dot Addressable Intelligent Display® Devices

Lead (Pb) Free Product - RoHS Compliant

Standard RedSCD55100AYellowSCD55101AHigh Efficiency RedSCD55102AGreenSCD55103AHigh Efficiency GreenSCD55104A

Slimline


#### DESCRIPTION

The SCD55100A (Red), SCD55101A (Yellow), SCD55102A (HER), SCD55103A (Green) and SCD55104A (HEG) are eight digit dot addressable 5 x 5 matrix, Serial Input, Intelligent Display devices.

The ten 3.68 mm (0.145") high digits are packaged in a rugged, high quality optically transparent, standard 7.62 mm (0.3") pin spacing 28 pin plastic DIP.

The on-board CMOS has a 250 bit RAM, one bit associated with one LED, each to generate User Defined Characters. Due to the reduced LED count, power requirement and heat dissipation are reduced by 30%. Additionally in Power Down Mode quiescent current is <50  $\mu$ A.

The SCD5510XA is designed to work with the Serial port of most common microprocessors. The multiplex Clock I/O (CLK I/O) and multiplex Clock Select (CLKSEL) pins offer the user the capability to supply a high speed external multiplex clock. This feature can minimize audio in-band interference for portable communication equipment or eliminate the visual synchronization effects found in high vibration environments such as avionics equipment.



#### FEATURES

- Low Profile Package: 60% Smaller than Industry Standard 10-Digit Display
- Ten 3.68 mm (0.145") 5 x 5 Dot Matrix Characters in Red, Yellow, High Efficiency Red, Green, or High Efficiency Green
- Optimum Display Surface Efficiency (display area to package ratio)
- Low Power–30% Less Power Dissipation than 5 x 7 Format
- High Speed Data Input Rate: 5.0 MHz
- ROMless Serial Input, Dot Addressable Display—Ideal for User Defined Characters
- Built-in Decoders, Multiplexers and LED Drivers
- Readable from 1.8 meters (6 Feet)
- Wide Viewing Angle, X Axis ± 55°, Y Axis ± 65°
- Attributes:
  - 250 bit RAM for User Defined Characters
  - Eight Dimming Levels
  - Power Down Mode (<250 µW)</li>
  - Hardware/Software Clear Function
  - Lamp Test
- Internal or External Clock
- End-Stackable Dual-in-line Plastic Package

SRAM


3.3 V Capability



Ordering Information									
Туре	Color of Emission	Character Height mm (inch)	Ordering Code						
SCD55104A	standard red		Q68100A0988						
SCD55101A	yellow	3.68 (0.145)	Q68100A0989						
SCD55102A	high efficiency red		Q68100A0990						
SCD55103A	green		Q68100A0991						
SCD55104A	high efficiency green		Q68100A0992						

**Package Outlines** 

Dimensions in mm (inch)



2008-07-22

2



#### **Maximum Ratings**

Parameter	Symbol	Value	Unit
Operating temperature range	T <sub>op</sub>	- 40 + 85	°C
Storage temperature range	T <sub>stg</sub>	- 40 + 100	°C
DC Supply Voltage	V <sub>CC</sub>	-0.5 to + 7.0	V
Input Voltage Levels Relative to GND		-0.5 to V <sub>CC</sub> to 0.5	V
Solder Temperature 1.59 mm (0.063") below seating plane, t < 5.0 s	T <sub>S</sub>	260	°C
Relative Humidity		85	%
ESD (100 pF, 1.5 kΩ)	Vz	2.0	kV
Input Current		± 100	mA
Power Dissipation at 85°C		1.7	W
Maximum Number of LEDs on at 100% Brightness		160	
IC Junction Temperature		125	°C

### **Optical Characteristics at 25°C**

( $V_{CC}$ =5.0 V at 100% brightness level, viewing angle: X axis ± 55°, Y axis ± 65°)

Description	Symbol		Unit					
			Red SCD55100A	Yellow SCD55101A	High Efficiency Red SCD55102A	Green SCD55103A	High Efficiency Green SCD55104A	
Luminous Intensity	(min.) (typ.)	l <sub>v</sub>	36 78	124 208	124 237	124 238	124 500	µcd/dot µcd/dot
Peak Wavelength	(typ.)	$\lambda_{\text{peak}}$	665	583	630	565	568	nm
Dominant Wavelength	(typ.)	$\lambda_{\text{dom}}$	639	584	626	569	572	nm

Notes:

1. Dot to dot intensity matching at 100% brightness is 1.8:1.


2. Displays are binned for hue at 2.0 nm intervals.

**Opto Semiconductors** 


3. Displays within a given intensity category have an intensity matching of 1.5:1 (max.).








#### Instruction Cycle



#### Maximum Power Dissipation vs. Temperature



4

2008-07-22

### **Opto Semiconductors**

**OSRAM** 

Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>cc</sub>	4.5	5.0	5.5	V	—
I <sub>CC</sub> (Pwr Dwn Mode) <sup>(4)</sup>	_	50	_	μA	$V_{\rm CC}$ =5.0 V, all inputs=0 V or $V_{\rm CC}$
I <sub>CC</sub> 10 digits 16 dots/character	—	250	365	mA	$V_{\rm CC}$ =5.0 V, "#" displayed in all 10 digits at 100% brightness at 25°C
I <sub>IL</sub> Input current	_	—	-10	μA	$V_{\rm CC}$ =5.0 V, $V_{\rm IN}$ =0 V (all inputs)
I <sub>IH</sub> Input current	—	—	10	μA	$V_{\rm CC}=V_{\rm IN}=5.0$ V (all inputs)
V <sub>IH</sub>	3.5	—	—	V	V <sub>CC</sub> =4.5 V to 5.5 V
V <sub>IL</sub>	—	—	1.5	V	$V_{\rm CC}$ =4.5 V to 5.5 V
I <sub>OH</sub> (CLK I/O)	—	-8.9	—	mA	$V_{\rm CC}$ =4.5 V, $V_{\rm OH}$ =2.4 V
I <sub>OL</sub> (CLK I/O)	—	1.6	—	mA	$V_{\rm CC}$ =4.5 V, $V_{\rm OL}$ =0.4 V
θ <sub>JA</sub>	—	—	31	°C/W	_
F <sub>ext</sub> External Clock Input Frequency	120	—	347	kHz	V <sub>CC</sub> =5.0 V, <u>CLKSEL</u> =0
F <sub>osc</sub> Internal Clock Input Frequency	120	—	347	kHz	V <sub>CC</sub> =5.0 V, <u>CLKSEL</u> =1
Clock I/O Bus Loading	—	—	240	pF	—
Clock Out Rise Time	_	—	500	ns	V <sub>CC</sub> =4.5 V, V <sub>OH</sub> =2.4 V
Clock Out Fall Time	—	—	500	ns	$V_{\rm CC}$ =4.5 V, $V_{\rm OH}$ =0.4 V
FM, Digit	375	768	1086	Hz	

#### Electrical Characteristics (over operating temperature)

Notes:

1)

Peak current  $5/3 \times I_{CC}$ . Unused inputs must be tied high. 2)


3) Contact Infineon for 3.3 V operation.

4) External oscillator must be stopped if being used to maintain an  $I_{CC}$  <50  $\mu$ A.


#### Input/Output Circuits

Figures "Inputs" and "Clock I/O" show the input and output resistor/diode networks used for ESD protection and to eliminate substrate latch-up caused by input voltage over/under shoot.


Top View	Top	) View	/
----------	-----	--------	---







Clock I/O



SRAM

2008-07-22

#### **Pin Assignment**


Pin	Function	Pin	Function
1	SDCLK	28	GND
2	LOAD	27	DATA
3	NP	26	NP
4	NP	25	NP
5	NP	24	NP
6	NP	23	NP
7	NP	22	NP
8	NP	21	NP
9	NP	20	NP
10	NP	19	V <sub>CC</sub>
11	NP	18	NC
12	NP	17	NP
13	RST	16	CLKSEL
14	GND	15	CLK I/O

Switching Specifications (over operating temperature range and  $V_{\rm CC}$ =4.5 V to 5.5 V)

Symbol	Description	Min.	Units
T <sub>RC</sub>	Reset Active Time	600	ns
T <sub>LDS</sub>	Load Setup Time	50	ns
T <sub>DS</sub>	Data Setup Time	50	ns
T <sub>SDCLK</sub>	Clock Period	200	ns
$T_{\rm SDCW}$	Clock Width	70	ns
T <sub>LDH</sub>	Load Hold Time	0	ns
T <sub>DH</sub>	Data Hold Time	25	ns
T <sub>WR</sub>	Total Write Time	2.2	μS
T <sub>BL</sub>	Time Between Loads	600	ns

Note:  $T_{\rm SDCW}$  is the minimum time the SDCLK may be low or high. The SDCLK period must be a minimum of 200 ns.

#### **Dot Matrix Format**



Pin	Function	Definitions
1	SDCLK	Loads data into the 8-bit serial data register on a low to high transition.
2	LOAD	Low input enables data clocking into 8-bit serial shift register. When LOAD goes high, the contents of 8-bit serial Shift Register will be decoded.
3	NP	No Pin
4	NP	No Pin
5	NP	No Pin
6	NP	No Pin
7	NP	No pin
8	NP	No pin
9	NP	No Pin
10	NP	No Pin
11	NP	No Pin
12	NP	No Pin
13	RST	Asynchronous input, when low will clear the Multiplex Counter, User RAM and Data Register. Control Word Register is set to 100% brightness and the Address Register is set to select Digit 0. The display is blanked.
14	GND	Power supply ground
15	CLK I/O	Outputs master clock or inputs external clock.
16	CLKSEL	H=internal clock, L=external clock
17	NP	No Pin
18	NC	No connection
19	V <sub>CC</sub>	Power supply/heat sink
20	NP	No Pin
21	NP	No pin
22	NP	No pin
23	NP	No Pin
24	NP	No Pin
25	NP	No Pin
26	NP	No Pin
27	DATA	Serial data input
28	GND	Power supply ground

## **Opto Semiconductors**

OSRAM

	C0	C1	C2	C3	C4
Row 0	1	1	1	1	1
Row 1	0	0	1	0	0
Row 2	0	0	1	0	0
Row 3	0	0	1	0	0
Row 4	0	0	1	0	0

#### **Display Column and Row Format**

#### **Column Data Ranges**

•	
Row 0	00H to 1FH
Row 1	20H to 3FH
Row 2	40H to 5FH
Row 3	60H to 7FH
Row 4	80H to 9FH

#### SCD5510XA Block Diagram


#### **Operation of the SCD5510XA**

The SCD5510XA display consists of a CMOS IC containing control logic and drivers for eight 5 x 5 characters. These components are assembled in a compact (38 mm x 10 mm) plastic package.

Individual LED dot addressablity allows the user great freedom in creating special characters or mini-icons. The User Definable Character Set Examples illustrate 200 different character and symbol possibilities.

The use of a serial data interface provides a highly efficient interconnection between the display and the mother board. The SCD5510XA requires only 4 lines as compared to 15 for an equivalent 8 character parallel input part.

The on-board CMOS IC is the electronic heart of the display. The IC accepts decoded serial data, which is stored in the internal RAM. Asynchronously the RAM is read by the character multiplexer at a strobe rate that results in a flicker free display. Figure "Row and Column Location" (*page 9*) shows the three functional areas of the IC. These include: the input serial data register and control logic, a 250 bits two port RAM, and an internal multiplexer/display driver.



7

2008-07-22



The following explains how to format the serial data to be loaded into the display. The user supplies a string of bit mapped decoded characters. The contents of this string is shown in Figure "Loading Serial Character Data a" (*page 8*). Figure "Loading Serial Character Data b" (*page 8*) shows that each character consist of six 8 bit words. The first word encodes the display character location and the succeeding five bytes are row data. The row data represents the status (On, Off) of individual column LEDs. Figure "Loading Serial Character Data c" (*page 8*) shows that each 8 bit word is formatted to include a three bit Operational Code (OPCODE) defined by bits D7–D5 and five bits (D4–D0) representing Column Data, Character Address, or Control Word Data.


Figure "Loading Serial Character Data d" (*page 8*) shows the sequence for loading the bytes of data. Bringing the LOAD line low enables the serial register to accept data. The shift action occurs on the low to high transition of the serial data clock (SDCLK). The least significant bit (D0) is loaded first. After eight clock pulses the LOAD line is brought high. With this transition the OPCODE is decoded. The decoded OPCODE directs D4–D0 to be latched in the Character Address register, stored in the RAM as Column data, or latched in the Control Word register. The control IC requires a minimum 600 ns delay between successive byte loads. As indicated in Figure "Loading Serial Character Data a" (*page 8*), a total of 660 clock cycles (60-8 bit words) are required to load all ten characters into the display.

The Character Address Register bits, D4–D0 (Table "Load Character Address" (*page 9*)) and Row Address Register bits, D7–D5 (Table "Load Column Data" (*page 9*)) direct the Column Data bits, D4–D0 (Table "Load Column Data" (*page 9*)) to specific RAM location. Table "Character 'D'" (*page 8*) shows the Row Address for the example character "D." Column data is written and read asynchronously from the 250 bit RAM. Once loaded the internal oscillator and character multiplexer reads the data from the RAM. These characters are row strobed with column data as shown in Figures "Row and Column Location" (*page 9*) and "Row Strobing" (*page 10*). The character strobe rate is determined by the internal or user supplied external MUX Clock and the IC's ÷ 320 counter.

#### Character "D"

	Op o D7	code D6	D5	Colu D4 C0	ımn D D3 C1	ata D2 C2	D1 C3	D0 C4	Hex
Row 0	0	0	0	1	1	1	1	0	1E
Row 1	0	0	1	1	0	0	0	1	31
Row 2	0	1	0	1	0	0	0	1	51
Row 3	0	1	1	1	0	0	0	1	71
Row 4	1	0	0	1	1	1	1	0	9E

#### Loading Serial Character Data



2008-07-22



#### Load Character Address

Op D7	cod D6	e D5	Cha D4	aracto D3	er Ad D2	dress D1	; D0	Hex	Operation Load
1	0	1	1	0	0	0	0	B0	Character 0
1	0	1	1	0	0	0	1	B1	Character 1
1	0	1	1	0	0	1	0	B2	Character 2
1	0	1	1	0	0	1	1	B3	Character 3
1	0	1	1	0	1	0	0	B4	Character 4
1	0	1	1	0	1	0	1	B5	Character 5
1	0	1	1	0	1	1	0	B6	Character 6
1	0	1	1	0	1	1	1	B7	Character 7
1	0	1	1	1	0	0	0	B8	Character 8
1	0	1	1	1	0	0	1	B9	Character 9


#### Load Column Data

	cod D6	e D5			Data D2	D1	D0	Operation Load
0	0	0	C0	C1	C2	C3	C4	Row 0
0	0	1	C0	C1	C2	C3	C4	Row 1
0	1	0	C0	C1	C2	C3	C4	Row 2
0	1	1	C0	C1	C2	C3	C4	Row 3
1	0	0	C0	C1	C2	C3	C4	Row 4

The user can activate four Control functions. These include: LED Brightness Level, Lamp Test, IC Power Down, or Display Clear. OPCODEs and five bit words are used to initiate these functions. The OPCODEs and Control Words for the Character Address and Loading Column Data are shown in Tables "Load Character Address" (*page 9*) and "Load Column Data" (*page 9*).

The user can select seven specific LED brightness levels, Table "Display Brightness" (*page 9*). These brightness levels (in percentages of full brightness of the display) include: 100% (F0<sub>HEX</sub>), 53% (F1<sub>HEX</sub>), 40% (F2<sub>HEX</sub>), 27% (F3<sub>HEX</sub>), 20% (F4<sub>HEX</sub>), 13% (F5<sub>HEX</sub>), and 6.6% (F6<sub>HEX</sub>). The brightness levels are controlled by changing the duty factor of the row strobe pulse.

#### **Row and Column Location**



2008-07-22

#### Display Brightness

	cod D6				Word D2		D0	Hex	Operation Level
1	1	1	1	0	0	0	0	F0	100%
1	1	1	1	0	0	0	1	F1	53%
1	1	1	1	0	0	1	0	F2	40%
1	1	1	1	0	0	1	1	F3	27%
1	1	1	1	0	1	0	0	F4	20%
1	1	1	1	0	1	0	1	F5	13%
1	1	1	1	0	1	1	0	F6	6.6%

The SCD5510XA offers a unique Display Power Down feature which reduces  $I_{\rm CC}$  to less than 50 µA. When FF<sub>HEX</sub> is loaded, as shown in Table "Power Down" (*page 9*), the display is set to 0% brightness and the internal multiplex clock is stopped. When in the Power Down mode data may still be written into the RAM. The display is reactivated by loading a new Brightness Level Control Word into the display.

#### Power Down

	cod D6				Word D2		D0	Hex	Operation Level
1	1	1	1	1	1	1	1	FF	0% brightness

The Lamp Test is enabled by loading F8<sub>HEX</sub>, Table "Lamp Test" (*page 9*), into the serial shift register. This Control Word sets all of the LEDs to a 53% brightness level. Operation of the Lamp Test has no affect on the RAM and is cleared by loading a Brightness Control Word.

#### Lamp Test

	cod D6	e D5			Word D2		D0	Hex	Operation Level
1	1	1	1	0	В	В	В		Lamp Test (OFF)
1	1	1	1	1	0	0	1	F8	Lamp Test (OFF)


The Software Clear (C0<sub>HEX</sub>), given in Table "Software Clear" (*page 9*), clears the Address Register and the RAM. The display is blanked and the Character Address Register will be set to Character 0. The internal counter and the Control Word Register are unaffected. The Software Clear will remain active until the next data input cycle is initiated.

#### Software Clear

	cod D6				Nord D2		D0	Hex	Operation Level
1	1	0	0	0	0	0	0	C0	CLEAR



#### **Row Strobing**



#### **Multiplexer and Display Driver**

The ten characters are row multiplexed with RAM resident column data. The strobe rate is established by the internal or external MUX Clock rate. The MUX Clock frequency is divided by a 320 counter chain. This results in a typical strobe rate of 750 Hz. By pulling the Clock SEL line low, the display can be operated from an external MUX Clock. The external clock is attached to the CLK I/O connection (pin 15). The maximum external MUX Clock frequency should be limited to 1.0 MHz.

An asynchronous hardware Reset (pin 13) is also provided. Bringing this pin low will clear the Character Address Register, Control Word Register, RAM, and blanks the display. This action leaves the display set at Character Address 0, and the Brightness Level set at 100%.

#### Electrical & Mechanical Considerations Interconnect Considerations

Optimum product performance can be had when the following electrical and mechanical recommendations are adopted. The SCD5510XA's IC is constructed in a high speed CMOS process, consequently high speed noise on the SERIAL DATA, SERIAL DATA CLOCK, LOAD and RESET lines may cause incorrect data to be written into the serial shift register. Adhere to transmission line termination procedures when using fast line drivers and long cables (>10 cm).

Good digital grounds (pins 14, 28) and power supply decoupling (pins 6, 9, 20, 23) will insure that  $l_{\rm CC}$  (<400 mA peak) switching currents do not generate localized ground bounce. Therefore it is recommended that each display package use a 0.1 µF and 20 µF capacitor between  $V_{\rm CC}$  and ground.

When the internal MUX Clock is being used connect the CLKSEL pin to  $V_{\rm CC}$ . In those applications where RESET will not be connected to the system's reset control, it is recommended that this pin be connected to the center node of a series 0.1 µF and 100 k $\Omega$  RC network. Thus upon initial power up the RESET will be held low for 10 ms allowing adequate time for the system power supply to stabilize.

The SCD5510XA allows up to 1.7 W of power dissipation at 70° and 1.29 W power dissipation at a maximum operating temperature of 85°C. Approximately 60% of this power is dissipated by the IC to the PC board via the  $V_{\rm CC}$  connection (pins 6, 9, 20, 23). Optimum thermal reliability is obtained by connecting all of the  $V_{\rm CC}$  pins to a common pad located on both sides of the PC board. This technique offers a low thermal resistance for IC to system ambient.

#### 2008-07-22

10

#### ESD Protection

The input protection structure of the SCD55100A/1A/2A/3A/4A provides significant protection against ESD damage. It is capable of withstanding discharges greater than 2.0 kV. Take all the standard precautions, normal for CMOS components. These include properly grounding personnel, tools, tables, and transport carriers that come in contact with unshielded parts. If these conditions are not, or cannot be met, keep the leads of the device shorted together or the parts in anti-static packaging.

#### **Soldering Considerations**

The SCD55100A/1A/2A/3A/4A can be hand soldered with SN63 solder using a grounded iron set to 260°C.

Wave soldering is also possible following these conditions: Preheat that does not exceed 93°C on the solder side of the PC board or a package surface temperature of 85°C. Water soluble organic acid flux (except carboxylic acid) or rosin-based RMA flux without alcohol can be used.

Wave temperature of  $245^{\circ}C \pm 5^{\circ}C$  with a dwell between 1.5 sec. to 3.0 sec. Exposure to the wave should not exceed temperatures above  $260^{\circ}C$  for five seconds at 1.59 mm (0.063") below the seating plane. The packages should not be immersed in the wave.

#### **Post Solder Cleaning Procedures**

The least offensive cleaning solution is hot D.I. water  $(60^{\circ}C)$  for less than 15 minutes. Addition of mild saponifiers is acceptable. Do not use commercial dishwasher detergents.

For faster cleaning, solvents may be used. Exercise care in choosing solvents as some may chemically attack the nylon package. Maximum exposure should not exceed two minutes at elevated temperatures. Acceptable solvents are TF (trichlorotrifluorethane), TA, 111 Trichloroethane, and unheated acetone.<sup>(1)</sup>

#### Note:

<sup>1)</sup> Acceptable commercial solvents are: Basic TF, Arklone, P. Genesolv,

D. Genesolv DA, Blaco-Tron TF and Blaco-Tron TA.

Unacceptable solvents contain alcohol, methanol, methylene chloride, ethanol, TP35, TCM, TMC, TMS+, TE, or TES. Since many commercial mixtures exist, contact a solvent vendor for chemical composition information. Some major solvent manufacturers are: Allied Chemical Corporation, Specialty Chemical Division, Morristown, NJ; Baron-Blakeslee, Chicago, IL; Dow Chemical, Midland, MI; E.I. DuPont de Nemours & Co., Wilmington, DE.



#### For further information refer to Appnotes 18 and 19 at www.osram-os.com

An alternative to soldering and cleaning the display modules is to use sockets. Naturally, 28 pin DIP sockets 7.62 mm (0.300") wide with 2.54 mm (0.100") centers work well for single displays. Multiple display assemblies are best handled by longer SIP sockets or DIP sockets when available for uniform package alignment. Socket manufacturers are Aries Electronics, Inc., Frenchtown, NJ; Garry Manufacturing, New Brunswick, NJ; Robinson-Nugent, New Albany, IN; and Samtec Electronic Hardward, New Albany, IN.

For further information refer to Appnote 22 at www.osram-os.com

#### **Optical Considerations**


The 3.683 mm (0.145") high character of the SCD5510XA gives readability up to eight feet. Proper filter selection enhances readability over this distance.

Using filters emphasizes the contrast ratio between a lit LED and the character background. This will increase the discrimination of different characters. The only limitation is cost. Take into consideration the ambient lighting environment for the best cost/benefit ratio for filters.

Incandescent (with almost no green) or fluorescent (with almost no red) lights do not have the flat spectral response of sunlight. Plastic band-pass filters are an inexpensive and effective way to strengthen contrast ratios. The SCD5510A/2A are red/high efficiency red displays and should be matched with long wavelength pass filter in the 570 nm to 590 nm range. The SCD55103A/4A should be matched with a yellow-green band-pass filter that peaks at 565 nm. For displays of multiple colors, neutral density grey filters offer the best compromise.

#### SCD Interface with Siemens/Intel 8031 Microprocessor

(using serial port in mode 0)





Additional contrast enhancement is gained by shading the displays. Plastic band-pass filters with built-in louvers offer the next step up in contrast improvement. Plastic filters can be improved further with anti-reflective coatings to reduce glare. The trade-off is fuzzy characters. Mounting the filters close to the display reduces this effect. Take care not to overheat the plastic filter by allowing for proper air flow.

Optimal filter enhancements are gained by using circular polarized, anti-reflective, band-pass filters. The circular polarizing further enhances contrast by reducing the light that travels through the filter and reflects back off the display to less than 1%.

Several filter manufacturers supply quality filter materials. Some of them are: Panelgraphic Corporation, W. Caldwell, NJ; SGL Homalite, Wilmington, DE; 3M Company, Visual Products Division, St. Paul, MN; Polaroid Corporation, Polarizer Division, Cambridge, MA; Marks Polarized Corporation, Deer Park, NY, Hoya Optics, Inc., Fremont, CA.

One last note on mounting filters: recessing displays and bezel assemblies is an inexpensive way to provide a shading effect in overhead lighting situations. Several Bezel manufacturers are: R.M.F. Products, Batavia, IL; Nobex Components, Griffith Plastic Corp., Burlingame, CA; Photo Chemical Products of California, Santa Monica, CA; I.E.E.–Atlas, Van Nuys, CA.


#### Microprocessor Interface

The microprocessor interface is through the serial port, SPI port or one out of eight data bits on the eight bit parallel port and also control lines SDCLK and LOAD.

#### **Power Up Sequence**

Upon power up display will come on at random. Thus the display should be reset at power-up. The reset will set the Address Register to Digit 0, User RAM is set to 0 (display blank) the Control Word is set to 0 (100% brightness with Lamp Test off) and the internal counters are reset.


#### SCD5510XA Interface with Siemens/Intel 8031 Microprocessor



#### 2008-07-22




SCD5510XA Interface with Motorola 68HC05C4 Microprocessor (using SPI port)



#### **Cascading Multiple Displays**

Multiple displays can be cascaded using the CLKSEL and CLK I/O pins as shown below. The display designated as the Master Clock source should have its CLKSEL pin tied high and the slaves should have their CLKSEL pins tied low. All CLK I/O pins should be tied together. One display CLK I/O can drive 15 slave CLK I/Os. Use RST to synchronize all display counters.



#### Cascading Multiple Displays

2008-07-22

13



#### Loading Data Into the Display

Use following procedure to load data into the display:

- 1. Power up the display.
- Bring RST low (600 ns duration minimum) to clear the Multiplex Counter, Address Register, Control Word Register, User Ram and Data Register. The display will be blank. Display brightness is set to 100%.

#### Data Contents for the Word "Displays"

- 3. If a different brightness is desired, load the proper brightness opcode into the Control Word Register.
- 4. Load the Digit Address into the display.
- 5. Load display row and column data for the selected digit.
- 6. Repeat steps 4 and 5 for all digits.

Step	D7	D6	D5	D4	D3	D2	D1	D0	Function
A B (optional)	1 1	1 1	0 1	0 1	0 0	0 B	0 B	0 B	CLEAR BRIGHTNESS SELECT
1 2 3 4 5 6	1 0 0 0 1	0 0 1 1 0	1 0 1 0 1 0	1 1 1 1 1	0 1 0 0 1	0 1 0 0 1	0 1 0 0 1	0 0 1 1 1 0	DIGIT D0 SELECT ROW 0 D0 (D) ROW 1 D0 (D) ROW 2 D0 (D) ROW 3 D0 (D) ROW 4 D0 (D)
7 8 9 10 11 12	1 0 0 0 1	0 0 1 1 0	1 0 1 0 1 0	1 0 0 0 0 0	0 1 0 0 1	0 1 1 1 1	0 1 0 0 1	1 0 0 0 0	DIGIT D1 SELECT ROW 0 D1 (I) ROW 1 D1 (I) ROW 2 D1 (I) ROW 3 D1 (I) ROW 4 D1 (I)
13 14 15 16 17 18	1 0 0 0 1	0 0 1 1 0	1 0 1 0 1 0	1 0 1 0 1	0 1 0 1 0	0 1 0 1 0	1 1 0 1 0	0 1 0 1 0	DIGIT D2 SELECT ROW 0 D2 (S) ROW 1 D2 (S) ROW 2 D2 (S) ROW 2 D2 (S) ROW 3 D2 (S) ROW 4 D2 (S)
19 20 21 22 23 24	1 0 0 0 1	0 0 1 1 0	1 0 1 0 1 0	1 1 1 1 1	0 1 0 1 0	0 1 0 1 0	1 1 0 1 0	1 0 1 0 0	DIGIT D3 SELECT ROW 0 D3 (P) ROW 1 D3 (P) ROW 2 D3 (P) ROW 3 D3 (P) ROW 4 D3 (P)
25 26 27 28 29 30	1 0 0 0 0 1	0 0 1 1 0	1 0 1 0 1 0	1 1 1 1 1	0 0 0 0 1	1 0 0 0 1	0 0 0 0 1	0 0 0 0 1	DIGIT D4 SELECT ROW 0 D4 (L) ROW 1 D4 (L) ROW 2 D4 (L) ROW 2 D4 (L) ROW 3 D4 (L) ROW 4 D4 (L)
31 32 33 34 35 36	1 0 0 0 0 1	0 0 1 1 0	1 0 1 0 1 0	1 0 0 1 1 1	0 0 1 1 0 0	1 1 0 1 0 0	0 0 1 1 0 0	1 0 1 1 1	DIGIT D5 SELECT ROW 0 D5 (A) ROW 1 D5 (A) ROW 2 D5 (A) ROW 3 D5 (A) ROW 4 D5 (A)
37 38 39 40 41 42	1 0 0 0 1	0 0 1 1 0	1 0 1 0 1	1 1 0 0 0	0 0 1 0 0	1 0 1 1	1 0 1 0 0	0 1 0 0 0	DIGIT D6 SELECT ROW 0 D6 (Y) ROW 1 D6 (Y) ROW 2 D6 (Y) ROW 3 D6 (Y) ROW 4 D6 (Y)
43 44 45 46 47 48	1 0 0 0 1	0 0 1 1 0	1 0 1 0 1 0	1 0 1 0 0 1	0 1 0 1 0 1	1 1 0 1 0 1	1 0 1 0 1	1 0 0 1 0	DIGIT D7 SELECT ROW 0 D7 (S) ROW 1 D7 (S) ROW 2 D7 (S) ROW 3 D7 (S) ROW 4 D7 (S)

Note:

If the display is already reset at Power Up, there is no need for Software Clear.

**Opto Semiconductors** 



#### User Definable Character Set Examples\*

#### Upper and Lower Case Alphabets

HEX ODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE	
04		1E		0F		1E		1F		1F		0F		11		0E	
2A		29		30	-	29		30	•	30	-	30	-	31		24	•
5F		4E		50	-	49		5E		5E		53		5F		44	•
71		69		70	-	69		70		70	-	71		71		64	
91	•	9E		8F		9E		9F		90	•	8F		91		8E	
01		13		10		11		11	• •	0E		1E		0C		1E	
21		34		30	-	3B		39		31		31		32		31	
41	-	58		50	-	55		55		51		5E		56		5E	
71		74		70	-	71		73		71		70	-	72		74	
8E		93		9F		91	• •	91	•	8E		90	•	8D		92	
0F		1F		11		11		11		11		11		1F			
30		24		31		31		31		2A		2A		22	-		
4E		44		51		51		55		44		44		44	-		
61		64		71		6A		7B		6A		64		68			
9E		84		8E		84		91	•	91	• •	84	•	9F			
00		10		00		01		00		04		00		10		04	
2E		30		2F		21		2E		2A		2F		30	-	20	
52		5E		50	-	4F		5F		48	-	50	-	56		4C	
72		71		70	-	71		70		7C		73		79		64	
8D		9E		8F		8F		8E		88	•	8F		91		8E	
00		10		0C		00		00		00		00		00		00	
26		30	•	24		2A		36		2E		3E		2F		33	
42		56		44		55		59		51		51		51		54	
72		78		64	-	71		71		71		7E		6F		78	
8C		96		8E		91		91	• •	8E		90	-	81	•	90	•
00		08		00		00		00		00		00		00			
23		3C		32		31		31		32		31		3E			
44		48		52		51		55		4C		4A		44			
62		6A		72		6A		7B		6C		64		68			
8C		84		8D		84		91		92		98		9E			

#### IDCS5089

#### Numerals and Punctuation

HEX CODE		HEX CODE	HEX CODE	HEX CODE	HEX CODE	HEX CODE		HEX CODE	HEX CODE	HEX CODE	
0E		04	1E	 1E	 06	 1F		06	 1F	 0E	
33		2C	21	 21	2A	 30		28	22	31	
55		44	46	 4E	 5F	5E		5E	 44	4E	
79		64	68	61	62	61	•	71	 68	71	
8E		8E	 9F	 9E	 82	9E		8E	 88	8E	
0E		0A	 0F	 06	 19	 08		0C	 02	08	
31		3F	34	 29	 3A	 34		2C	 24	24	
4F		4A	 4E	5C	44	4D		44	44	44	
62		7F	65	 68	6B	 72		68	64	64	
8C		8A	 9E	 9F	 93	 8D		80	82	88	
0C		04	00	00	00	01		04	0A	 07	
2C		24	2C	 20	20	22		24	2A	 24	
48		5F	 4C	 5F	 40	44		44	40	44	
64		64	64	60	6C	68		60	60	64	
80		84	88	80	8C	 90	•	84	80	87	
10		1C	 0E	 00	0C	 0C		02	00	08	
28		24	35	 20	2C	 20		24	3F	 24	•
44		44	57	 40	40	4C		48	40	42	
62		64	70	60	6C	 64	•	64	7F	 64	
81		9C	 8E	9F	 8C	 88	•	82	80	88	
0E		06	 0C	 04	11	 15		04	08		
31	• •	24	24	24	2A	 2E		2A	 35		
42		48	42	40	44	5F		51	 42		
64		64	64	64	6E	6E		60	60		
88	•	86	 8C	 84	84	95		80	80		

IDCS5090

**OSRAM** 

\*CAUTION: No more than 128 LEDs "on" at one time at 100% brightness.



#### User Definable Character Set Examples\* (continued)

Scientific Notations, etc.

HEX CODE		HEX CODE	HEX CODE		HEX CODE		HEX CODE	HEX CODE		HEX CODE		HEX CODE		HEX CODE	
06		04	1F		1F		0E	 0D		0C		0E		00	
2E		24	20		20		20	32		32		24	-	24	•
5E		48	59		56		4A	 52		56		4E		4A	
6E		71	 75		79		64	72	• •	71	• •	71	• •	71	
86	••	8E	93		91	• •	8A	 8D		96		8E		9F	
10	•	0E	 10	•	09		01	04		0E		01	•	0F	
3C		31	 28		29		2E	 2E		31		2E		32	
52		5F	 44		49		54	 55		51		5A		52	
72		71	 6A		6E		64	6E		6A		6A		72	
81	-	8E	 91	•	90	•	84	84		9B		8A		8C	
1F		18	 1C		12		06	 07		1C		0F		04	
28	-	24	28		36		21	22	-	34		28	-	2E	
44	-	48	44		5A		5A	 59		5C		48	-	5F	
68	-	7C	 78		67		67	 66		60		78		6E	
9F		80	80		80		80	80		80		88		80	
00		00	0E		04		04	0E		00		04		04	
24	-	2E	 3F		3E		2F	 2E		3F		2E		24	•
4E		5F	 4E		5F		5F	 4E		5F		55		55	
7F		6E	 64		7E		6F	 6E		7F		64	-	6E	
8E		84	80		84		84	8E		80		84		84	
04		04	1F		08		0A	 15		1F		00		0E	
22		28	31		2C		35	 2A		35		3F		3F	
5F		5F	 51		4A		4A	 55		5F		5F		5B	
62	-	68	71		78		75	 6A		75		7C		7F	
84	•	84	9F		98		8A	 95		9F		80		8E	
00		00	00		00		00	0C		15					
27		3C	 20		20		23	 3C		2E					
4F		5F	 40		40		5F	 5C		44					
78		63	 60		67		7F	 7C		64					
9C		87	 83		9F		9F	 9C		84					

IDCS5091

#### **Foreign Characters**

92       84       84       8C       82       9F       8C       9C       9C       8C       9C       8C       86       9C       9C       86       9C       9C <td< th=""><th>HEX CODE</th><th></th><th>HEX CODE</th><th></th><th>HEX CODE</th><th></th><th>HEX CODE</th><th></th><th>HEX CODE</th><th></th><th>HEX CODE</th><th></th><th>HEX CODE</th><th></th><th>HEX CODE</th><th></th><th>HEX CODE</th><th></th></td<>	HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE		HEX CODE	
5F $46$ $46$ $46$ $6A$ $51$ $44$ $46$ $46$ $6A$ $6A$ $6f$ $6c$	1F		1F		01								08		1F			
62       64       64       64       64       64       64       64       64       64       66 <td< td=""><td></td><td>•</td><td></td><td>•</td><td>   </td><td>•</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>•</td><td></td><td></td></td<>		•		•		•										•		
84       88       82       86       9F       92       88       86       86       86       86         08       04       0F       29       2F       06       0F       19       2F       92       88       19       0F       29       3E         92       44       5F       62       62       61       62       62       63       9F       25       41       4A       59       55       42       63       7F       86       86       9F       <										-								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		•		_				_		-								•
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	84	•	88	•	82		80		9F		92		88		8C		80	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	08	-	04	-	0F		08	-	0F		0A		19		0F		01	-
69       7F       84       62       62       62       61       62       62       63       7F       86         15       0E       0E       08       26       3F       0E       28       7F       86       9C       04       04       04       22       24       22       25       25       26       28       24       22       24       24       22       25       25       25       26       28       24       44       40       44       40       44       46       66       62       61       44       44       46       66       62       61       62       61       62 <t< td=""><td>3F</td><td></td><td>3F</td><td></td><td>29</td><td></td><td>2F</td><td></td><td>21</td><td></td><td>3F</td><td></td><td>21</td><td>-</td><td>29</td><td></td><td>3E</td><td></td></t<>	3F		3F		29		2F		21		3F		21	-	29		3E	
92       84       8C       8C       82       9F       8C       9C       8C       8C       86       86         15       0E       20       28       3F       0E       0E       24       24       24       22       25         55       5F       4C       44       44       40       4A       44       44       44       44       44       44       44       51       51       56       64       64       64       60       9F       9A       95       90       90       91       <			44	-		• •	52		41		4A		59					-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								-				-		-				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	92		84		8C		82		9F		8C		9C		8C		86	
55       57       64       4C       44       44       40       4A       4A       44       44       51       51         62       98       98       90       98       97       94       94       95       95       99       99       91         10       1F       21       20       28       21       28       22       21       22       55       55       56       55       56       56       57       56       42       55       56       57       56       56       57       56       56       57       56       57       56       57       56       57       56       57       57       56       57       57       56       57       57       56       57       57       <	15		0E		08		04		0E		1F		04		04		04	
62       64       64       64       64       64       64       66       90       71       91         10       1F       21       20       20       20       28       21       21       22       21       22       21       20       20       28       41       42       68       96 <t< td=""><td>35</td><td></td><td>20</td><td></td><td>28</td><td>-</td><td>3F</td><td></td><td>20</td><td></td><td>21</td><td>-</td><td>3E</td><td></td><td>24</td><td>-</td><td>22</td><td>-</td></t<>	35		20		28	-	3F		20		21	-	3E		24	-	22	-
8C       98       90       98       97       9A       9A       95       90       91       91         10       1F       21       20       24       24       21       28       21       28       22       21       21       20       26       26       56       57       22       21       20       56       61       20       56       61       57       56       61       56       61 <t< td=""><td>55</td><td></td><td>5F</td><td></td><td>4C</td><td></td><td>44</td><td></td><td>40</td><td></td><td>4A</td><td></td><td>44</td><td></td><td>44</td><td></td><td>51</td><td></td></t<>	55		5F		4C		44		40		4A		44		44		51	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	62	-	64	-	6A		64		60		64	-	6E		68		71	
3F       21       20       4E       51       4A       4A       5F       4E       5F       5F <td< td=""><td>8C</td><td></td><td>98</td><td></td><td>90</td><td>•</td><td>98</td><td></td><td>9F</td><td></td><td>9A</td><td></td><td>95</td><td></td><td>90</td><td>•</td><td>91</td><td></td></td<>	8C		98		90	•	98		9F		9A		95		90	•	91	
3F       21       20       4E       51       4A       4A       5F       4E       5F       5F <td< td=""><td>10</td><td></td><td>1F</td><td></td><td>0F</td><td></td><td>04</td><td></td><td>01</td><td></td><td>1F</td><td></td><td>1F</td><td></td><td>1F</td><td></td><td>0F</td><td></td></td<>	10		1F		0F		04		01		1F		1F		1F		0F	
50       41       42       5F       61       8E       8E <td< td=""><td></td><td></td><td>21</td><td></td><td></td><td></td><td></td><td></td><td>21</td><td></td><td>28</td><td></td><td>22</td><td></td><td>21</td><td></td><td>20</td><td></td></td<>			21						21		28		22		21		20	
8F       04       8F       04       1E       04       1E       04       0F       0F <td< td=""><td>50</td><td>-</td><td>41</td><td></td><td></td><td></td><td>51</td><td></td><td>4A</td><td></td><td>5F</td><td></td><td>42</td><td></td><td>5F</td><td></td><td>5F</td><td></td></td<>	50	-	41				51		4A		5F		42		5F		5F	
12       04       1E       25       0F       0F <td< td=""><td>70</td><td></td><td>62</td><td></td><td>60</td><td></td><td>7F</td><td></td><td>64</td><td></td><td>68</td><td></td><td>62</td><td></td><td>61</td><td></td><td>61</td><td></td></td<>	70		62		60		7F		64		68		62		61		61	
12     34     12     34     30     12     34     24     24     24       52     54     4F     5F     4F     4F     55     57     57     57     56     57       64     75     96     8F     97     98     98     92     8F     57     48     74     88       0A     96     96     97     97     98     92     96     8F     88       0A     96     97     98     98     92     04     88     88       0A     2A     97     98     98     92     96     96     98       2E     24     24     24     97     98     98     92     96     98       33     34     24     97     98     97     98     96     96     98       34     97     98     97     98     96     96     98     97     98     96     96     98     97     98     96     96     98     97     98     96     96     98     96     96     96     98     96     96     96     96     96     96     96     96     96     96 <td>8F</td> <td></td> <td>8C</td> <td></td> <td>8F</td> <td></td> <td>81</td> <td></td> <td>8A</td> <td></td> <td>87</td> <td></td> <td>9F</td> <td></td> <td>9F</td> <td></td> <td>8E</td> <td></td>	8F		8C		8F		81		8A		87		9F		9F		8E	
32       34       34       25       4F       34       55       33       35       34       57       57       57       57       57       57       57       74       4E       4E       4E       72       74       98 <td< td=""><td>12</td><td></td><td>04</td><td></td><td>1F</td><td></td><td>0F</td><td></td><td>0F</td><td></td><td>0F</td><td></td><td>0F</td><td></td><td>00</td><td></td><td>08</td><td></td></td<>	12		04		1F		0F		0F		0F		0F		00		08	
52       54       54       54       54       57       57       57       57       57       57       57       58       57       58       57       58       57       58       57       58       57       58       57       57       58       57       58       57       58       57       58       57       58       57       58       57       58 <td< td=""><td></td><td></td><td></td><td></td><td>   </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>																		
64       75       76       74       74       74       96       79       79       74       74       74       72       86         0A       72       74       77       77       96       76       76       74       78 <t< td=""><td></td><td></td><td>54</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>57</td><td></td><td>5F</td><td></td><td>4E</td><td></td></t<>			54										57		5F		4E	
OA         02         04         04         0A         08         02         04         04         08           2E         24 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>64</td> <td></td> <td>79</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									64		79							
2E     2E     2A     2A     3A     2A     2A     2A     2A       51     4C     4E     52     51     51     51     51     51	88		96		8F		97		98		9E		8F		8B		8F	
2E     2E     2A     2A     3A     2A     2A     2A     2A       51     4C     4E     52     51     51     51     51     51	0.0		02		04		0.0		0.0		02		04					
51 <b>B 4</b> C <b>BB</b> 4E <b>BBB</b> 52 <b>B 5</b> 1												_						
				_						-		_						
	7F		64		71		7A		71		71		71					
91 8 86 88 86 96 88 86 88 86 88 88 88																		

IDCS5092

\*CAUTION: No more than 128 LEDs "on" at one time at 100% brightness.

2008-07-22



### Revision History: 2008-07-22

Previous Version: 2006-02-20

Page	Subjects (major changes since last revision)	Date of change
all	Lead free device	2006-01-23
6	Pin assignment corrected	2008-07-22

Published by OSRAM Opto Semiconductors GmbH Wernerwerkstrasse 2, D-93049 Regensburg www.osram-os.com © All Rights Reserved.

#### Attention please!

The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved. Due to technical requirements components may contain dangerous substances. For information on the types in question please contact our Sales Organization. If printed or downloaded, please find the latest version in the Internet.

#### Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport. For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

**Components used in life-support devices or systems must be expressly authorized for such purpose!** Critical components<sup>1)</sup> may only be used in life-support devices or systems<sup>2)</sup> with the express written approval of OSRAM OS.

<sup>1)</sup> A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or the effectiveness of that device or system.

<sup>2)</sup> Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health and the life of the user may be endangered.

2008-07-22

