



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### Ultra Low Power: 0.9 to 3.6 V Operation

- Typical sleep mode current < 0.1  $\mu$ A; retains state and RAM contents over full supply range; fast wakeup of < 2  $\mu$ s
- Less than 600 nA with RTC running
- Less than 1  $\mu$ A with RTC running and radio state retained
- On-chip dc-dc converter allows operation down to 0.9 V.
- Two built-in brown-out detectors cover sleep and active modes

### 10-Bit or 12-Bit Analog to Digital Converter

- Up to 300 ksps
- Up to 18 external inputs
- External pin or internal VREF (no external capacitor required)
- Built-in temperature sensor
- External conversion start input option
- Autonomous burst mode with 16-bit automatic averaging accumulator

### Dual Comparators

- Programmable hysteresis and response time
- Configurable as interrupt or reset source
- Low current (< 0.5  $\mu$ A)

### On-Chip Debug

- On-chip debug circuitry facilitates full-speed, non-intrusive in-system debug (No emulator required)
- Provides breakpoints, single stepping
- Inspect/modify memory and registers
- Complete development kit

### High-Speed 8051 $\mu$ C Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to **25 MIPS** throughput with 25 MHz clock
- Expanded interrupt handler

### Memory

- 768 bytes RAM 16 kB (Si1010/2/4) or 8 kB (Si1011/3/5) Flash; In-system programmable

### EZRadioPRO® Transceiver

- Frequency range = 240–960 MHz
- Sensitivity = –121 dBm
- FSK, GFSK, and OOK modulation
- Max output power = +20 dBm (Si1010/1), +13 dBm (Si1012/3/4/5)
- RF power consumption
  - 18.5 mA receive
  - 18 mA @ +1 dBm transmit
  - 30 mA @ +13 dBm transmit
  - 85 mA @ +20 dBm transmit (Si1010/1)
- Data rate = 0.123 to 256 kbps
- Auto-frequency calibration (AFC)
- Antenna diversity and transmit/receive switch control
- Programmable packet handler
- TX and RX 64 byte FIFOs
- Frequency hopping capability
- On-chip crystal tuning

### Digital Peripherals

- 12 port I/O plus 3 GPIO pins; Hardware enhanced UART, SPI, and I<sup>2</sup>C serial ports available concurrently
- Low power 32-bit SmarTClock
- Four general purpose 16-bit counter/timers; six channel programmable counter array (PCA)


### Clock Sources

- Precision internal oscillators: 24.5 MHz with  $\pm$ 2% accuracy supports UART operation; spread-spectrum mode for reduced EMI; Low power 20 MHz internal oscillator
- External oscillator: Crystal, RC, C, CMOS clock
- SmarTClock oscillator: 32.768 kHz crystal or self-oscillate
- Can switch between clock sources on-the-fly; useful in power saving modes and in implementing various power saving modes

### Package

- 42-pin LGA (5 x 7 mm)

**Temperature Range: –40 to +85 °C**





---

## Table of Contents

<b>1. System Overview</b> .....	<b>20</b>
1.1. Typical Connection Diagram .....	24
1.2. CIP-51™ Microcontroller Core .....	25
1.2.1. Fully 8051 Compatible .....	25
1.2.2. Improved Throughput.....	25
1.2.3. Additional Features .....	25
1.3. Port Input/Output .....	26
1.4. Serial Ports .....	27
1.5. Programmable Counter Array.....	27
1.6. SAR ADC with 16-Bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode .....	28
1.7. Programmable Current Reference (IREF0).....	29
1.8. Comparators.....	29
<b>2. Ordering Information</b> .....	<b>31</b>
<b>3. Pinout and Package Definitions</b> .....	<b>32</b>
<b>4. Electrical Characteristics</b> .....	<b>43</b>
4.1. Absolute Maximum Specifications .....	43
4.2. Electrical Characteristics .....	44
4.3. EZRadioPRO® Electrical Characteristics .....	68
4.4. Definition of Test Conditions for the EZRadioPRO Peripheral .....	75
<b>5. SAR ADC with 16-Bit Auto-Averaging Accumulator and Autonomous     Low Power Burst Mode</b> .....	<b>76</b>
5.1. Output Code Formatting .....	77
5.2. Modes of Operation .....	78
5.2.1. Starting a Conversion.....	78
5.2.2. Tracking Modes.....	79
5.2.3. Burst Mode.....	80
5.2.4. Settling Time Requirements.....	82
5.2.5. Gain Setting .....	82
5.3. 8-Bit Mode .....	83
5.4. 12-Bit Mode .....	83
5.5. Low Power Mode.....	83
5.6. Programmable Window Detector.....	91
5.6.1. Window Detector In Single-Ended Mode .....	93
5.6.2. ADC0 Specifications .....	93
5.7. ADC0 Analog Multiplexer .....	94
5.8. Temperature Sensor.....	96
5.8.1. Calibration .....	96
5.9. Voltage and Ground Reference Options .....	99
5.10. External Voltage References.....	100
5.11. Internal Voltage References .....	100
5.12. Analog Ground Reference.....	100
5.13. Temperature Sensor Enable .....	100

# Si1010/1/2/3/4/5

---

5.14. Voltage Reference Electrical Specifications .....	101
<b>6. Programmable Current Reference (IREF0).....</b>	<b>102</b>
6.1. PWM Enhanced Mode.....	102
6.2. IREF0 Specifications .....	103
<b>7. Comparators.....</b>	<b>104</b>
7.1. Comparator Inputs.....	104
7.2. Comparator Outputs .....	105
7.3. Comparator Response Time .....	106
7.4. Comparator Hysteresis.....	106
7.5. Comparator Register Descriptions .....	107
7.6. Comparator0 and Comparator1 Analog Multiplexers .....	111
<b>8. CIP-51 Microcontroller.....</b>	<b>114</b>
8.1. Performance .....	114
8.2. Programming and Debugging Support .....	115
8.3. Instruction Set.....	115
8.3.1. Instruction and CPU Timing .....	115
8.4. CIP-51 Register Descriptions .....	119
<b>9. Memory Organization .....</b>	<b>123</b>
9.1. Program Memory.....	123
9.1.1. MOVX Instruction and Program Memory .....	124
9.2. Data Memory .....	124
9.2.1. Internal RAM .....	124
9.2.2. External RAM.....	125
<b>10. On-Chip XRAM .....</b>	<b>126</b>
10.1. Accessing XRAM.....	126
10.1.1. 16-Bit MOVX Example .....	126
10.1.2. 8-Bit MOVX Example .....	126
10.2. Special Function Registers.....	126
<b>11. Special Function Registers.....</b>	<b>128</b>
11.1. SFR Paging .....	129
<b>12. Interrupt Handler.....</b>	<b>134</b>
12.1. Enabling Interrupt Sources .....	134
12.2. MCU Interrupt Sources and Vectors.....	134
12.3. Interrupt Priorities .....	135
12.4. Interrupt Latency.....	135
12.5. Interrupt Register <u>Descriptions</u> .....	137
12.6. External Interrupts INT0 and INT1.....	144
<b>13. Flash Memory .....</b>	<b>146</b>
13.1. Programming the Flash Memory .....	146
13.1.1. Flash Lock and Key Functions .....	146
13.1.2. Flash Erase Procedure .....	147
13.1.3. Flash Write Procedure .....	147
13.2. Non-Volatile Data Storage.....	147
13.3. Security Options .....	148
13.4. Determining the Device Part Number at Run Time .....	150

---

---

13.5. Flash Write and Erase Guidelines .....	151
13.5.1. VDD Maintenance and the VDD Monitor .....	151
13.5.2. PSWE Maintenance .....	151
13.5.3. System Clock .....	152
13.6. Minimizing Flash Read Current .....	153
<b>14. Power Management .....</b>	<b>157</b>
14.1. Normal Mode .....	158
14.2. Idle Mode .....	158
14.3. Stop Mode .....	159
14.4. Suspend Mode .....	160
14.5. Sleep Mode .....	161
14.6. Configuring Wakeup Sources .....	162
14.7. Determining the Event that Caused the Last Wakeup .....	162
14.8. Power Management Specifications .....	165
<b>15. Cyclic Redundancy Check Unit (CRC0) .....</b>	<b>166</b>
15.1. 16-Bit CRC Algorithm .....	166
15.2. 32-bit CRC Algorithm .....	168
15.3. Preparing for a CRC Calculation .....	169
15.4. Performing a CRC Calculation .....	169
15.5. Accessing the CRC0 Result .....	169
15.6. CRC0 Bit Reverse Feature .....	174
<b>16. On-Chip DC-DC Converter (DC0) .....</b>	<b>175</b>
16.1. Startup Behavior .....	176
16.2. <b>High Power Applications .....</b>	<b>177</b>
16.3. Pulse Skipping Mode .....	177
16.4. Enabling the DC-DC Converter .....	177
16.5. Minimizing Power Supply Noise .....	179
16.6. Selecting the Optimum Switch Size .....	179
16.7. DC-DC Converter Clocking Options .....	179
16.8. DC-DC Converter Behavior in Sleep Mode .....	180
16.9. Bypass Mode .....	180
16.10. Low Power Mode .....	181
16.11. Passive Diode Mode .....	181
16.12. DC-DC Converter Register Descriptions .....	182
16.13. DC-DC Converter Specifications .....	184
<b>17. Voltage Regulator (VREG0) .....</b>	<b>185</b>
17.1. Voltage Regulator Electrical Specifications .....	185
<b>18. Reset Sources .....</b>	<b>186</b>
18.1. Power-On (VBAT Supply Monitor) Reset .....	187
18.2. Power-Fail (VDD_MCU/DC+ Supply Monitor) Reset .....	189
18.3. External Reset .....	192
18.4. Missing Clock Detector Reset .....	192
18.5. Comparator0 Reset .....	192
18.6. PCA Watchdog Timer Reset .....	192
18.7. Flash Error Reset .....	192

---

# Si1010/1/2/3/4/5

---

18.8. SmarTClock (Real Time Clock) Reset .....	193
18.9. Software Reset .....	193
<b>19. Clocking Sources.....</b>	<b>195</b>
19.1. Programmable Precision Internal Oscillator .....	196
19.2. Low Power Internal Oscillator.....	196
19.3. External Oscillator Drive Circuit.....	196
19.3.1. External Crystal Mode.....	196
19.3.2. External RC Mode.....	198
19.3.3. External Capacitor Mode.....	199
19.3.4. External CMOS Clock Mode .....	199
19.4. Special Function Registers for Selecting and Configuring the System Clock.....	200
<b>20. SmarTClock (Real Time Clock).....</b>	<b>204</b>
20.1. SmarTClock Interface .....	204
20.1.1. SmarTClock Lock and Key Functions.....	205
20.1.2. Using RTC0ADR and RTC0DAT to Access SmarTClock Internal Registers.....	205
20.1.3. RTC0ADR Short Strobe Feature.....	206
20.1.4. SmarTClock Interface Autoread Feature .....	206
20.1.5. RTC0ADR Autoincrement Feature.....	207
20.2. SmarTClock Clocking Sources .....	210
20.2.1. Using the SmarTClock Oscillator with a Crystal or External CMOS Clock .....	210
20.2.2. Using the SmarTClock Oscillator in Self-Oscillate Mode.....	211
20.2.3. Using the Low Frequency Oscillator (LFO).....	211
20.2.4. Programmable Load Capacitance.....	211
20.2.5. Automatic Gain Control (Crystal Mode Only) and SmarTClock Bias Doubling .....	212
20.2.6. Missing SmarTClock Detector .....	213
20.2.7. SmarTClock Oscillator Crystal Valid Detector .....	214
20.3. SmarTClock Timer and Alarm Function .....	214
20.3.1. Setting and Reading the SmarTClock Timer Value.....	214
20.3.2. Setting a SmarTClock Alarm .....	214
20.3.3. Software Considerations for using the SmarTClock Timer and Alarm .....	215
<b>21. Port Input/Output .....</b>	<b>220</b>
21.1. Port I/O Modes of Operation.....	221
21.1.1. Port Pins Configured for Analog I/O.....	221
21.1.2. Port Pins Configured For Digital I/O.....	221
21.1.3. Interfacing Port I/O to 5 V and 3.3 V Logic.....	222
21.1.4. Increasing Port I/O Drive Strength .....	222
21.2. Assigning Port I/O Pins to Analog and Digital Functions.....	222
21.2.1. Assigning Port I/O Pins to Analog Functions .....	222
21.2.2. Assigning Port I/O Pins to Digital Functions.....	223
21.2.3. Assigning Port I/O Pins to External Digital Event Capture Functions ...	223

---

---

21.3. Priority Crossbar Decoder .....	224
21.4. Port Match .....	229
21.5. Special Function Registers for Accessing and Configuring Port I/O .....	232
<b>22. EZRadioPRO Serial Interface (SPI1).....</b>	<b>240</b>
22.1. Signal Descriptions.....	241
22.1.1. Master Out, Slave In (MOSI).....	241
22.1.2. Master In, Slave Out (MISO).....	241
22.1.3. Serial Clock (SCK) .....	241
22.1.4. Slave Select (NSS) .....	241
22.2. SPI Master Operation on the MCU Core Side.....	241
22.3. SPI Slave Operation on the EZRadioPRO Peripheral Side.....	241
22.4. EZRadioPRO Serial Interface Interrupt Sources .....	244
22.5. Serial Clock Phase and Polarity .....	244
22.6. SPI Special Function Registers .....	245
<b>23. EZRadioPRO® 240–960 MHz Transceiver.....</b>	<b>250</b>
23.1. EZRadioPRO Operating Modes .....	250
23.1.1. Operating Mode Control .....	251
23.2. Interrupts .....	254
23.3. System Timing.....	255
23.3.1. Frequency Control.....	256
23.3.2. Frequency Programming.....	256
23.3.3. Easy Frequency Programming for FHSS.....	258
23.3.4. Automatic State Transition for Frequency Change .....	259
23.3.5. Frequency Deviation .....	259
23.3.6. Frequency Offset Adjustment.....	260
23.3.7. Automatic Frequency Control (AFC).....	260
23.3.8. TX Data Rate Generator .....	262
23.4. Modulation Options.....	262
23.4.1. Modulation Type.....	262
23.4.2. Modulation Data Source.....	263
23.4.3. PN9 Mode .....	267
23.5. Internal Functional Blocks .....	267
23.5.1. RX LNA .....	267
23.5.2. RX I-Q Mixer .....	267
23.5.3. Programmable Gain Amplifier.....	267
23.5.4. ADC .....	268
23.5.5. Digital Modem .....	268
23.5.6. Synthesizer .....	269
23.5.7. Power Amplifier .....	270
23.5.8. Crystal Oscillator .....	271
23.5.9. Regulators.....	271
23.6. Data Handling and Packet Handler .....	272
23.6.1. RX and TX FIFOs.....	272
23.6.2. Packet Configuration.....	273

---

# Si1010/1/2/3/4/5

---

23.6.3. Packet Handler TX Mode .....	274
23.6.4. Packet Handler RX Mode.....	274
23.6.5. Data Whitening, Manchester Encoding, and CRC .....	276
23.6.6. Preamble Detector .....	277
23.6.7. Preamble Length.....	277
23.6.8. Invalid Preamble Detector.....	278
23.6.9. Synchronization Word Configuration.....	278
23.6.10. Receive Header Check .....	279
23.6.11. TX Retransmission and Auto TX.....	279
23.7. RX Modem Configuration .....	280
23.7.1. Modem Settings for FSK and GFSK .....	280
23.8. Auxiliary Functions .....	280
23.8.1. Smart Reset .....	280
23.8.2. Output Clock .....	281
23.8.3. General Purpose ADC .....	282
23.8.4. Temperature Sensor .....	283
23.8.5. Low Battery Detector.....	285
23.8.6. Wake-Up Timer and 32 kHz Clock Source .....	285
23.8.7. Low Duty Cycle Mode .....	287
23.8.8. GPIO Configuration.....	288
23.8.9. Antenna Diversity .....	289
23.8.10. RSSI and Clear Channel Assessment .....	290
23.9. Reference Design.....	290
23.10. Application Notes and Reference Designs .....	293
23.11. Customer Support .....	293
23.12. Register Table and Descriptions .....	294
23.13. Required Changes to Default Register Values.....	296
<b>23. SMBus.....</b>	<b>297</b>
23.1. Supporting Documents .....	298
23.2. SMBus Configuration.....	298
23.3. SMBus Operation .....	298
23.3.1. Transmitter vs. Receiver .....	299
23.3.2. Arbitration.....	299
23.3.3. Clock Low Extension.....	299
23.3.4. SCL Low Timeout.....	299
23.3.5. SCL High (SMBus Free) Timeout .....	300
23.4. Using the SMBus.....	300
23.4.1. SMBus Configuration Register.....	300
23.4.2. SMB0CN Control Register .....	304
23.4.3. Hardware Slave Address Recognition .....	306
23.4.4. Data Register .....	309
23.5. SMBus Transfer Modes.....	309
23.5.1. Write Sequence (Master) .....	309
23.5.2. Read Sequence (Master).....	310



---

23.5.3. Write Sequence (Slave) .....	311
23.5.4. Read Sequence (Slave) .....	312
23.6. SMBus Status Decoding .....	313
<b>24. UART0 .....</b>	<b>318</b>
24.1. Enhanced Baud Rate Generation .....	319
24.2. Operational Modes .....	319
24.2.1. 8-Bit UART .....	320
24.2.2. 9-Bit UART .....	320
24.3. Multiprocessor Communications .....	321
<b>25. Enhanced Serial Peripheral Interface (SPI0) .....</b>	<b>325</b>
25.1. Signal Descriptions .....	326
25.1.1. Master Out, Slave In (MOSI) .....	326
25.1.2. Master In, Slave Out (MISO) .....	326
25.1.3. Serial Clock (SCK) .....	326
25.1.4. Slave Select (NSS) .....	326
25.2. SPI0 Master Mode Operation .....	326
25.3. SPI0 Slave Mode Operation .....	328
25.4. SPI0 Interrupt Sources .....	329
25.5. Serial Clock Phase and Polarity .....	329
25.6. SPI Special Function Registers .....	331
<b>26. Timers .....</b>	<b>338</b>
26.1. Timer 0 and Timer 1 .....	340
26.1.1. Mode 0: 13-Bit Counter/Timer .....	340
26.1.2. Mode 1: 16-Bit Counter/Timer .....	341
26.1.3. Mode 2: 8-Bit Counter/Timer with Auto-Reload .....	341
26.1.4. Mode 3: Two 8-Bit Counter/Timers (Timer 0 Only) .....	342
26.2. Timer 2 .....	348
26.2.1. 16-Bit Timer with Auto-Reload .....	348
26.2.2. 8-Bit Timers with Auto-Reload .....	349
26.2.3. Comparator 0/SmaRTClock Capture Mode .....	350
26.3. Timer 3 .....	354
26.3.1. 16-Bit Timer with Auto-Reload .....	354
26.3.2. 8-Bit Timers with Auto-Reload .....	355
26.3.3. Comparator 1/External Oscillator Capture Mode .....	356
<b>27. Programmable Counter Array .....</b>	<b>360</b>
27.1. PCA Counter/Timer .....	361
27.2. PCA0 Interrupt Sources .....	362
27.3. Capture/Compare Modules .....	363
27.3.1. Edge-triggered Capture Mode .....	364
27.3.2. Software Timer (Compare) Mode .....	365
27.3.3. High-Speed Output Mode .....	366
27.3.4. Frequency Output Mode .....	366
27.3.5. 8-Bit, 9-Bit, 10-Bit and 11-Bit Pulse Width Modulator Modes .....	367
27.3.6. 16-Bit Pulse Width Modulator Mode .....	369

---

# Si1010/1/2/3/4/5

---

27.4. Watchdog Timer Mode .....	370
27.4.1. Watchdog Timer Operation .....	370
27.4.2. Watchdog Timer Usage .....	371
27.5. Register Descriptions for PCA0 .....	373
<b>28. C2 Interface .....</b>	<b>379</b>
28.1. C2 Interface Registers .....	379
28.2. C2 Pin Sharing .....	382
<b>Document Change List .....</b>	<b>383</b>
<b>Contact Information .....</b>	<b>384</b>

---

**List of Figures**

Figure 1.1. Si1010 Block Diagram .....	21
Figure 1.2. Si1011 Block Diagram .....	21
Figure 1.3. Si1012 Block Diagram .....	22
Figure 1.4. Si1013 Block Diagram .....	22
Figure 1.5. Si1014 Block Diagram .....	23
Figure 1.6. Si1015 Block Diagram .....	23
Figure 1.7. Si1012/3 RX/TX Direct-Tie Application Example .....	24
Figure 1.8. Si1010/1 Antenna Diversity Application Example .....	24
Figure 1.9. Port I/O Functional Block Diagram .....	26
Figure 1.10. PCA Block Diagram .....	27
Figure 1.11. ADC0 Functional Block Diagram .....	28
Figure 1.12. ADC0 Multiplexer Block Diagram .....	29
Figure 1.13. Comparator 0 Functional Block Diagram .....	30
Figure 1.14. Comparator 1 Functional Block Diagram .....	30
Figure 3.1. Si1010/1/2/3-C-GM2 Pinout Diagram (Top View) .....	36
Figure 3.2. Si1014/5-C-GM2 Pinout Diagram (Top View) .....	37
Figure 3.3. LGA-42 Package Drawing (Si1010/1/2/3/4/5-C-GM2) .....	38
Figure 3.4. LGA-42 PCB Land Pattern (Si1010/1/2/3/4/5-C-GM2) .....	40
Figure 3.5. LGA-42 PCB Stencil and Via Placement (Si1010/1/2/3/4/5-C-GM2) ....	42
Figure 4.1. Active Mode Current (External CMOS Clock) .....	48
Figure 4.2. Idle Mode Current (External CMOS Clock) .....	49
Figure 4.3. Typical DC-DC Converter Efficiency (High Current, VDD/DC+ = 2 V) .....	50
Figure 4.4. Typical DC-DC Converter Efficiency (High Current, VDD/DC+ = 3 V) .....	51
Figure 4.5. Typical DC-DC Converter Efficiency (Low Current, VDD/DC+ = 2 V) .....	52
Figure 4.6. Typical One-Cell Suspend Mode Current .....	53
Figure 4.7. Typical VOH Curves, 1.8–3.6 V .....	55
Figure 4.8. Typical VOH Curves, 0.9–1.8 V .....	56
Figure 4.9. Typical VOL Curves, 1.8–3.6 V .....	57
Figure 4.10. Typical VOL Curves, 0.9–1.8 V .....	58
Figure 5.1. ADC0 Functional Block Diagram .....	76
Figure 5.2. 10-Bit ADC Track and Conversion Example Timing (BURSTEN = 0) .....	79
Figure 5.3. Burst Mode Tracking Example with Repeat Count Set to 4 .....	81
Figure 5.4. ADC0 Equivalent Input Circuits .....	82
Figure 5.5. ADC Window Compare Example: Right-Justified Single-Ended Data .....	93
Figure 5.6. ADC Window Compare Example: Left-Justified Single-Ended Data .....	93
Figure 5.7. ADC0 Multiplexer Block Diagram .....	94
Figure 5.8. Temperature Sensor Transfer Function .....	96

# Si1010/1/2/3/4/5

---

Figure 5.9. Temperature Sensor Error with 1-Point Calibration ( $V_{REF} = 1.68\text{ V}$ )	97
Figure 5.10. Voltage Reference Functional Block Diagram	99
Figure 7.1. Comparator 0 Functional Block Diagram	104
Figure 7.2. Comparator 1 Functional Block Diagram	105
Figure 7.3. Comparator Hysteresis Plot	106
Figure 7.4. CPn Multiplexer Block Diagram	111
Figure 8.1. CIP-51 Block Diagram	114
Figure 9.1. Si1010/1/2/3/4/5 Memory Map	123
Figure 9.2. Flash Program Memory Map	124
Figure 13.1. Flash Program Memory Map (16 kB and 8 kB devices)	148
Figure 14.1. Si1010/1/2/3/4/5 Power Distribution	158
Figure 15.1. CRC0 Block Diagram	166
Figure 15.2. Bit Reverse Register	174
Figure 16.1. DC-DC Converter Block Diagram	175
Figure 16.2. DC-DC Converter Configuration Options	178
Figure 18.1. Reset Sources	187
Figure 18.2. Power-Fail Reset Timing Diagram	188
Figure 18.3. Power-Fail Reset Timing Diagram	189
Figure 19.1. Clocking Sources Block Diagram	195
Figure 19.2. 25 MHz External Crystal Example	197
Figure 20.1. SmaRTClock Block Diagram	204
Figure 20.2. Interpreting Oscillation Robustness (Duty Cycle) Test Results	213
Figure 21.1. Port I/O Functional Block Diagram	220
Figure 21.2. Port I/O Cell Block Diagram	221
Figure 21.3. Crossbar Priority Decoder with No Pins Skipped	225
Figure 21.4. Crossbar Priority Decoder with Crystal Pins Skipped	226
Figure 22.1. EZRadioPRO Serial Interface Block Diagram	240
Figure 22.2. SPI Timing	242
Figure 22.3. SPI Timing—READ Mode	242
Figure 22.4. SPI Timing—Burst Write Mode	243
Figure 22.5. SPI Timing—Burst Read Mode	243
Figure 22.6. Master Mode Data/Clock Timing	244
Figure 22.7. SPI Master Timing	249
Figure 23.1. State Machine Diagram	252
Figure 23.2. TX Timing	255
Figure 23.3. RX Timing	256
Figure 23.4. Frequency Deviation	259
Figure 23.5. Sensitivity at 1% PER vs. Carrier Frequency Offset	261
Figure 23.6. FSK vs. GFSK Spectrums	263
Figure 23.7. Direct Synchronous Mode Example	266
Figure 23.8. Direct Asynchronous Mode Example	266
Figure 23.9. Microcontroller Connections	267
Figure 23.10. PLL Synthesizer Block Diagram	269
Figure 23.11. FIFO Thresholds	272
Figure 23.12. Packet Structure	273

---



---

Figure 23.13. Multiple Packets in TX Packet Handler .....	274
Figure 23.14. Required RX Packet Structure with Packet Handler Disabled .....	274
Figure 23.15. Multiple Packets in RX Packet Handler .....	275
Figure 23.16. Multiple Packets in RX with CRC or Header Error .....	275
Figure 23.17. Operation of Data Whitening, Manchester Encoding, and CRC .....	277
Figure 23.18. Manchester Coding Example .....	277
Figure 23.19. Header .....	279
Figure 23.20. POR Glitch Parameters .....	280
Figure 23.21. General Purpose ADC Architecture .....	283
Figure 23.22. Temperature Ranges using ADC8 .....	285
Figure 23.23. WUT Interrupt and WUT Operation .....	287
Figure 23.24. Low Duty Cycle Mode .....	288
Figure 23.25. RSSI Value vs. Input Power .....	290
Figure 23.26. Si1012 Split RF TX/RX Direct-Tie Reference Design—Schematic .....	291
Figure 23.27. Si1010 Switch Matching Reference Design—Schematic .....	292
Figure 23.1. SMBus Block Diagram .....	297
Figure 23.2. Typical SMBus Configuration .....	298
Figure 23.3. SMBus Transaction .....	299
Figure 23.4. Typical SMBus SCL Generation .....	301
Figure 23.5. Typical Master Write Sequence .....	310
Figure 23.6. Typical Master Read Sequence .....	311
Figure 23.7. Typical Slave Write Sequence .....	312
Figure 23.8. Typical Slave Read Sequence .....	313
Figure 24.1. UART0 Block Diagram .....	318
Figure 24.2. UART0 Baud Rate Logic .....	319
Figure 24.3. UART Interconnect Diagram .....	320
Figure 24.4. 8-Bit UART Timing Diagram .....	320
Figure 24.5. 9-Bit UART Timing Diagram .....	321
Figure 24.6. UART Multi-Processor Mode Interconnect Diagram .....	321
Figure 25.1. SPI Block Diagram .....	325
Figure 25.2. Multiple-Master Mode Connection Diagram .....	327
Figure 25.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram .....	327
Figure 25.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram .....	328
Figure 25.5. Master Mode Data/Clock Timing .....	330
Figure 25.6. Slave Mode Data/Clock Timing (CKPHA = 0) .....	330
Figure 25.7. Slave Mode Data/Clock Timing (CKPHA = 1) .....	331
Figure 25.8. SPI Master Timing (CKPHA = 0) .....	335
Figure 25.9. SPI Master Timing (CKPHA = 1) .....	335
Figure 25.10. SPI Slave Timing (CKPHA = 0) .....	336
Figure 25.11. SPI Slave Timing (CKPHA = 1) .....	336
Figure 26.1. T0 Mode 0 Block Diagram .....	341
Figure 26.2. T0 Mode 2 Block Diagram .....	342
Figure 26.3. T0 Mode 3 Block Diagram .....	343

---

# Si1010/1/2/3/4/5

---

Figure 26.4. Timer 2 16-Bit Mode Block Diagram .....	348
Figure 26.5. Timer 2 8-Bit Mode Block Diagram .....	349
Figure 26.6. Timer 2 Capture Mode Block Diagram .....	350
Figure 26.7. Timer 3 16-Bit Mode Block Diagram .....	354
Figure 26.8. Timer 3 8-Bit Mode Block Diagram .....	355
Figure 26.9. Timer 3 Capture Mode Block Diagram .....	356
Figure 27.1. PCA Block Diagram .....	360
Figure 27.2. PCA Counter/Timer Block Diagram .....	362
Figure 27.3. PCA Interrupt Block Diagram .....	363
Figure 27.4. PCA Capture Mode Diagram .....	365
Figure 27.5. PCA Software Timer Mode Diagram .....	365
Figure 27.6. PCA High-Speed Output Mode Diagram .....	366
Figure 27.7. PCA Frequency Output Mode .....	367
Figure 27.8. PCA 8-Bit PWM Mode Diagram .....	368
Figure 27.9. PCA 9, 10 and 11-Bit PWM Mode Diagram .....	369
Figure 27.10. PCA 16-Bit PWM Mode .....	370
Figure 27.11. PCA Module 5 with Watchdog Timer Enabled .....	371
Figure 28.1. Typical C2 Pin Sharing .....	382

## List of Tables

Table 2.1. Product Selection Guide .....	31
Table 3.1. Pin Definitions for the Si1010/1/2/3/4/5 .....	32
Table 3.2. LGA-42 Package Dimensions (Si1010/1/2/3/4/5-C-GM2) .....	39
Table 3.3. LGA-42 PCB Land Pattern Dimensions (Si1010/1/2/3/4/5-C-GM2) .....	41
Table 4.1. Absolute Maximum Ratings .....	43
Table 4.2. Global Electrical Characteristics .....	44
Table 4.3. Port I/O DC Electrical Characteristics .....	54
Table 4.4. Reset Electrical Characteristics .....	59
Table 4.5. Power Management Electrical Specifications .....	60
Table 4.6. Flash Electrical Characteristics .....	60
Table 4.7. Internal Precision Oscillator Electrical Characteristics .....	60
Table 4.8. Internal Low-Power Oscillator Electrical Characteristics .....	60
Table 4.9. SmarTClock Characteristics .....	61
Table 4.10. ADC0 Electrical Characteristics .....	61
Table 4.11. Temperature Sensor Electrical Characteristics .....	62
Table 4.12. Voltage Reference Electrical Characteristics .....	63
Table 4.13. IREF0 Electrical Characteristics .....	64
Table 4.14. Comparator Electrical Characteristics .....	65
Table 4.15. VREG0 Electrical Characteristics .....	66
Table 4.16. DC-DC Converter (DC0) Electrical Characteristics .....	67
Table 4.17. DC Characteristics .....	68
Table 4.18. Synthesizer AC Electrical Characteristics .....	69
Table 4.19. Receiver AC Electrical Characteristics .....	70
Table 4.20. Transmitter AC Electrical Characteristics .....	71
Table 4.21. Auxiliary Block Specifications .....	72
Table 4.22. Digital IO Specifications (nIRQ) .....	73
Table 4.23. GPIO Specifications (GPIO_0, GPIO_1, and GPIO_2) .....	73
Table 4.24. Absolute Maximum Ratings .....	74
Table 5.1. Representative Conversion Times and Energy Consumption for the SAR ADC with 1.65 V High-Speed VREF .....	84
Table 8.1. CIP-51 Instruction Set Summary .....	116
Table 11.1. Special Function Register (SFR) Memory Map (Page 0x0) .....	128
Table 11.2. Special Function Register (SFR) Memory Map (Page 0xF) .....	129
Table 11.3. Special Function Registers .....	130
Table 12.1. Interrupt Summary .....	136
Table 13.1. Flash Security Summary .....	149
Table 14.1. Power Modes .....	157
Table 15.1. Example 16-Bit CRC Outputs .....	167
Table 15.2. Example 32-bit CRC Outputs .....	169
Table 16.1. IPeak Inductor Current Limit Settings .....	176
Table 19.1. Recommended XFCN Settings for Crystal Mode .....	197
Table 19.2. Recommended XFCN Settings for RC and C modes .....	198
Table 20.1. SmarTClock Internal Registers .....	205

# Si1010/1/2/3/4/5

---

Table 20.2. SmarTCLock Load Capacitance Settings .....	212
Table 20.3. SmarTCLock Bias Settings .....	213
Table 21.1. Port I/O Assignment for Analog Functions .....	222
Table 21.2. Port I/O Assignment for Digital Functions .....	223
Table 21.3. Port I/O Assignment for External Digital Event Capture Functions ....	223
Table 22.1. Serial Interface Timing Parameters .....	242
Table 22.2. SPI Timing Parameters .....	249
Table 23.1. EZRadioPRO Operating Modes .....	251
Table 23.2. EZRadioPRO Operating Modes Response Time .....	252
Table 23.3. Frequency Band Selection .....	257
Table 23.4. Packet Handler Registers .....	276
Table 23.5. Minimum Receiver Settling Time .....	278
Table 23.6. POR Parameters .....	281
Table 23.7. Temperature Sensor Range .....	284
Table 23.8. Antenna Diversity Control .....	289
Table 23.9. EZRadioPRO Internal Register Descriptions .....	294
Table 23.1. SMBus Clock Source Selection .....	301
Table 23.2. Minimum SDA Setup and Hold Times .....	302
Table 23.3. Sources for Hardware Changes to SMB0CN .....	306
Table 23.4. Hardware Address Recognition Examples (EHACK = 1) .....	307
Table 23.5. SMBus Status Decoding with Hardware ACK Generation Disabled (EHACK = 0) .....	314
Table 23.6. SMBus Status Decoding With Hardware ACK Generation Enabled (EHACK = 1) .....	316
Table 24.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator .....	324
Table 24.2. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator .....	324
Table 25.1. SPI Slave Timing Parameters .....	337
Table 26.1. Timer 0 Running Modes .....	340
Table 27.1. PCA Timebase Input Options .....	361
Table 27.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules .....	364
Table 27.3. Watchdog Timer Timeout Intervals1 .....	372



---

## List of Registers

SFR Definition 5.1. ADC0CN: ADC0 Control .....	85
SFR Definition 5.2. ADC0CF: ADC0 Configuration .....	86
SFR Definition 5.3. ADC0AC: ADC0 Accumulator Configuration .....	87
SFR Definition 5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time .....	88
SFR Definition 5.5. ADC0TK: ADC0 Burst Mode Track Time .....	89
SFR Definition 5.6. ADC0H: ADC0 Data Word High Byte .....	90
SFR Definition 5.7. ADC0L: ADC0 Data Word Low Byte .....	90
SFR Definition 5.8. ADC0GTH: ADC0 Greater-Than High Byte .....	91
SFR Definition 5.9. ADC0GTL: ADC0 Greater-Than Low Byte .....	91
SFR Definition 5.10. ADC0LTH: ADC0 Less-Than High Byte .....	92
SFR Definition 5.11. ADC0LTL: ADC0 Less-Than Low Byte .....	92
SFR Definition 5.12. ADC0MX: ADC0 Input Channel Select .....	95
SFR Definition 5.13. TOFFH: ADC0 Data Word High Byte .....	98
SFR Definition 5.14. TOFFL: ADC0 Data Word Low Byte .....	98
SFR Definition 5.15. REF0CN: Voltage Reference Control .....	101
SFR Definition 6.1. IREF0CN: Current Reference Control .....	102
SFR Definition 6.2. IREF0CF: Current Reference Configuration .....	103
SFR Definition 7.1. CPT0CN: Comparator 0 Control .....	107
SFR Definition 7.2. CPT0MD: Comparator 0 Mode Selection .....	108
SFR Definition 7.3. CPT1CN: Comparator 1 Control .....	109
SFR Definition 7.4. CPT1MD: Comparator 1 Mode Selection .....	110
SFR Definition 7.5. CPT0MX: Comparator0 Input Channel Select .....	112
SFR Definition 7.6. CPT1MX: Comparator1 Input Channel Select .....	113
SFR Definition 8.1. DPL: Data Pointer Low Byte .....	120
SFR Definition 8.2. DPH: Data Pointer High Byte .....	120
SFR Definition 8.3. SP: Stack Pointer .....	121
SFR Definition 8.4. ACC: Accumulator .....	121
SFR Definition 8.5. B: B Register .....	121
SFR Definition 8.6. PSW: Program Status Word .....	122
SFR Definition 10.1. EMI0CN: External Memory Interface Control .....	127
SFR Definition 11.1. SFR Page: SFR Page .....	130
SFR Definition 12.1. IE: Interrupt Enable .....	138
SFR Definition 12.2. IP: Interrupt Priority .....	139
SFR Definition 12.3. EIE1: Extended Interrupt Enable 1 .....	140
SFR Definition 12.4. EIP1: Extended Interrupt Priority 1 .....	141
SFR Definition 12.5. EIE2: Extended Interrupt Enable 2 .....	142
SFR Definition 12.6. EIP2: <u>Extended</u> Interrupt Priority 2 .....	143
SFR Definition 12.7. IT01CF: INT0/INT1 Configuration .....	145
SFR Definition 13.1. PSCTL: Program Store R/W Control .....	154
SFR Definition 13.2. FLKEY: Flash Lock and Key .....	155
SFR Definition 13.3. FLSCL: Flash Scale .....	156
SFR Definition 13.4. FLWR: Flash Write Only .....	156
SFR Definition 14.1. PMU0CF: Power Management Unit Configuration .....	163

# Si1010/1/2/3/4/5

---

SFR Definition 14.2. PMU0MD: Power Management Unit Mode .....	164
SFR Definition 14.3. PCON: Power Management Control Register .....	165
SFR Definition 15.1. CRC0CN: CRC0 Control .....	170
SFR Definition 15.2. CRC0IN: CRC0 Data Input .....	171
SFR Definition 15.3. CRC0DAT: CRC0 Data Output .....	171
SFR Definition 15.4. CRC0AUTO: CRC0 Automatic Control .....	172
SFR Definition 15.5. CRC0CNT: CRC0 Automatic Flash Sector Count .....	173
SFR Definition 15.6. CRC0FLIP: CRC0 Bit Flip .....	174
SFR Definition 16.1. DC0CN: DC-DC Converter Control .....	182
SFR Definition 16.2. DC0CF: DC-DC Converter Configuration .....	183
SFR Definition 16.3. DC0MD: DC-DC Mode .....	184
SFR Definition 17.1. REG0CN: Voltage Regulator Control .....	185
SFR Definition 18.1. VDM0CN: VDD_MCU/DC+ Supply Monitor Control .....	191
SFR Definition 18.2. RSTSRC: Reset Source .....	194
SFR Definition 19.1. CLKSEL: Clock Select .....	201
SFR Definition 19.2. OSCICN: Internal Oscillator Control .....	202
SFR Definition 19.3. OSCICL: Internal Oscillator Calibration .....	202
SFR Definition 19.4. OSCXCN: External Oscillator Control .....	203
SFR Definition 20.1. RTC0KEY: SmarTclock Lock and Key .....	208
SFR Definition 20.2. RTC0ADR: SmarTclock Address .....	209
SFR Definition 20.3. RTC0DAT: SmarTclock Data .....	210
Internal Register Definition 20.4. RTC0CN: SmarTclock Control .....	216
Internal Register Definition 20.5. RTC0XCN: SmarTclock Oscillator Control .....	217
Internal Register Definition 20.6. RTC0XCF: SmarTclock Oscillator Configuration .....	218
Internal Register Definition 20.7. RTC0PIN: SmarTclock Pin Configuration .....	218
Internal Register Definition 20.8. CAPTUREn: SmarTclock Timer Capture .....	219
Internal Register Definition 20.9. ALARMn: SmarTclock Alarm Programmed Value .....	219
SFR Definition 21.1. XBR0: Port I/O Crossbar Register 0 .....	227
SFR Definition 21.2. XBR1: Port I/O Crossbar Register 1 .....	228
SFR Definition 21.3. XBR2: Port I/O Crossbar Register 2 .....	229
SFR Definition 21.4. P0MASK: Port0 Mask Register .....	230
SFR Definition 21.5. P0MAT: Port0 Match Register .....	230
SFR Definition 21.6. P1MASK: Port1 Mask Register .....	231
SFR Definition 21.7. P1MAT: Port1 Match Register .....	231
SFR Definition 21.8. P0: Port0 .....	233
SFR Definition 21.9. P0SKIP: Port0 Skip .....	233
SFR Definition 21.10. P0MDIN: Port0 Input Mode .....	234
SFR Definition 21.11. P0MDOUT: Port0 Output Mode .....	234
SFR Definition 21.12. P0DRV: Port0 Drive Strength .....	235
SFR Definition 21.13. P1: Port1 .....	236
SFR Definition 21.14. P1SKIP: Port1 Skip .....	236
SFR Definition 21.15. P1MDIN: Port1 Input Mode .....	237

---

---

SFR Definition 21.16. P1MDOUT: Port1 Output Mode .....	237
SFR Definition 21.17. P1DRV: Port1 Drive Strength .....	238
SFR Definition 21.18. P2: Port2 .....	238
SFR Definition 21.19. P2MDOUT: Port2 Output Mode .....	239
SFR Definition 21.20. P2DRV: Port2 Drive Strength .....	239
SFR Definition 22.1. SPI1CFG: SPI Configuration .....	245
SFR Definition 22.2. SPI1CN: SPI Control .....	246
SFR Definition 22.3. SPI1CKR: SPI Clock Rate .....	247
SFR Definition 22.4. SPI1DAT: SPI Data .....	248
SFR Definition 23.1. SMB0CF: SMBus Clock/Configuration .....	303
SFR Definition 23.2. SMB0CN: SMBus Control .....	305
SFR Definition 23.3. SMB0ADR: SMBus Slave Address .....	308
SFR Definition 23.4. SMB0ADM: SMBus Slave Address Mask .....	308
SFR Definition 23.5. SMB0DAT: SMBus Data .....	309
SFR Definition 24.1. SCON0: Serial Port 0 Control .....	322
SFR Definition 24.2. SBUF0: Serial (UART0) Port Data Buffer .....	323
SFR Definition 25.7. SPI0CFG: SPI0 Configuration .....	332
SFR Definition 25.8. SPI0CN: SPI0 Control .....	333
SFR Definition 25.9. SPI0CKR: SPI0 Clock Rate .....	334
SFR Definition 25.10. SPI0DAT: SPI0 Data .....	334
SFR Definition 26.1. CKCON: Clock Control .....	339
SFR Definition 26.2. TCON: Timer Control .....	344
SFR Definition 26.3. TMOD: Timer Mode .....	345
SFR Definition 26.4. TL0: Timer 0 Low Byte .....	346
SFR Definition 26.5. TL1: Timer 1 Low Byte .....	346
SFR Definition 26.6. TH0: Timer 0 High Byte .....	347
SFR Definition 26.7. TH1: Timer 1 High Byte .....	347
SFR Definition 26.8. TMR2CN: Timer 2 Control .....	351
SFR Definition 26.9. TMR2RLL: Timer 2 Reload Register Low Byte .....	352
SFR Definition 26.10. TMR2RLH: Timer 2 Reload Register High Byte .....	352
SFR Definition 26.11. TMR2L: Timer 2 Low Byte .....	353
SFR Definition 26.12. TMR2H: Timer 2 High Byte .....	353
SFR Definition 26.13. TMR3CN: Timer 3 Control .....	357
SFR Definition 26.14. TMR3RLL: Timer 3 Reload Register Low Byte .....	358
SFR Definition 26.15. TMR3RLH: Timer 3 Reload Register High Byte .....	358
SFR Definition 26.16. TMR3L: Timer 3 Low Byte .....	359
SFR Definition 26.17. TMR3H: Timer 3 High Byte .....	359
SFR Definition 27.1. PCA0CN: PCA Control .....	373
SFR Definition 27.2. PCA0MD: PCA Mode .....	374
SFR Definition 27.3. PCA0PWM: PCA PWM Configuration .....	375
SFR Definition 27.4. PCA0CPMn: PCA Capture/Compare Mode .....	376
SFR Definition 27.5. PCA0L: PCA Counter/Timer Low Byte .....	377
SFR Definition 27.6. PCA0H: PCA Counter/Timer High Byte .....	377
SFR Definition 27.7. PCA0CPLn: PCA Capture Module Low Byte .....	378
SFR Definition 27.8. PCA0CPHn: PCA Capture Module High Byte .....	378

---

# Si1010/1/2/3/4/5

---

C2 Register Definition 28.1. C2ADD: C2 Address .....	379
C2 Register Definition 28.2. DEVICEID: C2 Device ID .....	380
C2 Register Definition 28.3. REVID: C2 Revision ID .....	380
C2 Register Definition 28.4. FPCTL: C2 Flash Programming Control .....	381
C2 Register Definition 28.5. FPDAT: C2 Flash Programming Data .....	381



## 1. System Overview

Si1010/1/2/3/4/5 devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 2.1 for specific product feature selection and part ordering numbers.

- 240–960 MHz EZRadioPRO<sup>®</sup> transceiver
- Single/Dual Battery operation with on-chip dc-dc boost converter.
- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- 10-bit 300 ksps or 12-bit 75 ksps single-ended ADC with analog multiplexer
- 6-Bit Programmable Current Reference. Resolution can be increased with PWM.
- Precision programmable 24.5 MHz internal oscillator with spread spectrum technology.
- 16 kB or 8 kB of on-chip Flash memory
- 768 bytes of on-chip RAM
- SMBus/I<sup>2</sup>C, Enhanced UART, and two Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with six capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V<sub>DD</sub> Monitor, and Temperature Sensor
- Two On-chip Voltage Comparators with 11 Capacitive Touch Sense inputs.
- 15 Port I/O (5 V tolerant except for GPIO\_0, GPIO\_1, and GPIO\_2)


With on-chip Power-On Reset, V<sub>DD</sub> monitor, Watchdog Timer, and clock oscillator, the Si1010/1/2/3/4/5 devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.


Each device is specified for 0.9 to 1.8 V, 0.9 to 3.6 V or 1.8 to 3.6 V operation over the industrial temperature range (–40 to +85 °C). The Port I/O and  $\overline{\text{RST}}$  pins are tolerant of input signals up to 5 V. The Si1010/1/2/3/4/5 devices are available in a 42-pin LGA package which is lead-free and RoHS compliant. See Table 2.1 for ordering information. Block diagrams are included in Figure 1.1 through Figure 1.4.

The transceiver's extremely low receive sensitivity (–121 dBm) coupled with industry leading +20 dBm output power ensures extended range and improved link performance. Built-in antenna diversity and support for frequency hopping can be used to further extend range and enhance performance. The advanced radio features including continuous frequency coverage from 240–960 MHz in 156 Hz or 312 Hz steps allow precise tuning control. Additional system features such as an automatic wake-up timer, low battery detector, 64 byte TX/RX FIFOs, automatic packet handling, and preamble detection reduce overall current consumption. The transceivers digital receive architecture features a high-performance ADC and DSP-based modem which performs demodulation, filtering, and packet handling for increased flexibility and performance. The direct digital transmit modulation and automatic PA power ramping ensure precise transmit modulation and reduced spectral spreading, ensuring compliance with global regulations including FCC, ETSI, ARIB, and 802.15.4d regulations. An easy-to-use calculator is provided to quickly configure the radio settings, simplifying customer's system design and reducing time to market.


# Si1010/1/2/3/4/5




**Figure 1.1. Si1010 Block Diagram**



**Figure 1.2. Si1011 Block Diagram**



**Figure 1.3. Si1012 Block Diagram**



**Figure 1.4. Si1013 Block Diagram**

# Si1010/1/2/3/4/5




Figure 1.5. Si1014 Block Diagram





Figure 1.6. Si1015 Block Diagram




## 1.1. Typical Connection Diagram

The application shown in Figure 1.7 is designed for a system with a TX/RX direct-tie configuration without the use of a TX/RX switch. Most lower power applications will use this configuration. A complete direct-tie reference design is available from Silicon Laboratories applications support.

For applications seeking improved performance in the presence of multipath fading, antenna diversity can be used. Antenna diversity support is integrated into the EZRadioPRO transceiver and can improve the system link budget by 8–10 dB in the presence of these fading conditions, resulting in substantial range increases. A complete Antenna Diversity reference design is available from Silicon Laboratories applications support.



**Figure 1.7. Si1012/3 RX/TX Direct-Tie Application Example**



**Figure 1.8. Si1010/1 Antenna Diversity Application Example**

# Si1010/1/2/3/4/5

---

## 1.2. CIP-51™ Microcontroller Core

### 1.2.1. Fully 8051 Compatible

The Si1010/1/2/3/4/5 family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51™ instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052.

### 1.2.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS.

### 1.2.3. Additional Features

The Si1010/1/2/3/4/5 SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides multiple interrupt sources into the CIP-51 allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip  $V_{DD}$  monitor (forces reset when power supply voltage drops below safe levels), a Watchdog Timer, a Missing Clock Detector, SmaRTClock oscillator fail or alarm, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal Flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently disabled in software after a power-on reset during MCU initialization.

The internal oscillator factory calibrated to 24.5 MHz and is accurate to  $\pm 2\%$  over the full temperature and supply range. The internal oscillator period can also be adjusted by user firmware. An additional 20 MHz low power oscillator is also available which facilitates low-power operation. An external oscillator drive circuit is included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly between both internal and external oscillator circuits. An external oscillator can also be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.