



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

#### Ultra-low power 8051 µC Core

- 25 MHz, single-cycle 8051 compatible CPU
  - 25 MIPS peak throughput with 25 MHz clock
- Industry's lowest active and sleep currents
- 160 µA/MHz: active mode
- 10 nA sleep with brownout detectors disabled
- 50 nA sleep with brownout detectors enabled
- 600 nA sleep with internal RTC
- 2 µs wake-up time
- On-chip debug

#### Memory

- Up to 64 kB of flash and 4 kB of RAM

#### Peripherals

- 10-bit analog-to-digital converter
  - Temperature sensor
- Dual comparators
- 11 general purpose I/O
  - UART, SPI, I<sup>2</sup>C
- Four general purpose 16-bit counter/timers
- Precision internal oscillators
  - 24.5 MHz with ±2% accuracy
  - Low power 20 MHz internal oscillator
- External oscillator: crystal, RC, C, CMOS clock
- RTC: 32.768 kHz crystal or self-oscillate

#### Transceiver Features (Si1060)

- Data rate up to 1 Mbps
- 142–1050 MHz frequency range
- On-chip crystal tuning
- –126 dBm receive sensitivity @ 500 bps, GFSK
- Modulation: OOK, (G)FSK, and 4(G)FSK
- Up to +20 dBm output power
- Low power consumption

- 10/13 mA RX
- 18 mA TX at +10 dBm
- 30 nA shutdown, 50 nA standby
- Fast wake and hop times


- Excellent selectivity performance
  - 60 dB adjacent channel
  - 73 dB blocking at 1 MHz
- Antenna diversity and T/R switch control
- Highly configurable packet handler
- TX and RX 64 byte FIFOs
- Auto frequency control (AFC)
- Automatic gain control (AGC)
- IEEE 802.15.4g compliant

#### System

- Supply voltage: 1.8 to 3.6 V
  - 0.9–3.6 V operation with built-in dc-dc converter
  - Brownout detectors cover sleep and active modes
- Low battery detector
- Low BOM count
- 5x6 36-pin QFN package

#### Applications

- Home automation
- Home security
- Remote control
- Garage door openers
- Remote keyless Entry
- Home health care
- Smart metering
- Building Lighting control
- Building HVAC control
- Fire and Security monitoring
- Security and Access control
- Telemetry





---

## Table of Contents

<b>1. System Overview .....</b>	<b>15</b>
1.1. Typical Connection Diagram .....	17
1.2. CIP-51™ Microcontroller Core .....	18
1.3. Port Input/Output .....	19
1.4. Serial Ports .....	20
1.5. Programmable Counter Array .....	20
1.6. 10-bit SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode.....	21
1.7. Comparators .....	22
<b>2. Si106x/108x Ordering Information.....</b>	<b>24</b>
<b>3. Pinout and Package Definitions .....</b>	<b>25</b>
<b>4. Electrical Characteristics .....</b>	<b>42</b>
4.1. Absolute Maximum Specifications .....	42
4.2. MCU Electrical Characteristics .....	43
4.3. Radio Electrical Characteristics .....	67
<b>5. 10-Bit SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode .....</b>	<b>78</b>
5.1. Output Code Formatting .....	78
5.2. Modes of Operation .....	80
5.3. 8-Bit Mode .....	85
5.4. Programmable Window Detector.....	92
5.5. ADC0 Analog Multiplexer .....	95
5.6. Temperature Sensor.....	97
5.7. Voltage and Ground Reference Options .....	100
5.8. External Voltage References.....	101
5.9. Internal Voltage References .....	101
5.10. Analog Ground Reference .....	101
5.11. Temperature Sensor Enable .....	101
5.12. Voltage Reference Electrical Specifications .....	102
<b>6. Comparators.....</b>	<b>103</b>
6.1. Comparator Inputs .....	103
6.2. Comparator Outputs .....	104
6.3. Comparator Response Time .....	105
6.4. Comparator Hysteresis .....	105
6.5. Comparator Register Descriptions .....	106
6.6. Comparator0 and Comparator1 Analog Multiplexers .....	110
<b>7. CIP-51 Microcontroller.....</b>	<b>113</b>
7.1. Performance .....	113
7.2. Programming and Debugging Support .....	114
7.3. Instruction Set.....	114
7.4. CIP-51 Register Descriptions .....	119
<b>8. Memory Organization .....</b>	<b>122</b>
8.1. Program Memory .....	124

---

# Si106x/108x

---

8.2. Data Memory .....	125
<b>9. On-Chip XRAM .....</b>	<b>127</b>
9.1. Accessing XRAM .....	127
9.2. Special Function Registers .....	128
<b>10. Special Function Registers.....</b>	<b>129</b>
10.1. SFR Paging .....	130
<b>11. Interrupt Handler.....</b>	<b>137</b>
11.1. Enabling Interrupt Sources .....	137
11.2. MCU Interrupt Sources and Vectors.....	137
11.3. Interrupt Priorities .....	138
11.4. Interrupt Latency.....	138
11.5. Interrupt Register Descriptions .....	140
11.6. External Interrupts INT0 and INT1.....	147
<b>12. Flash Memory.....</b>	<b>149</b>
12.1. Programming the Flash Memory .....	149
12.2. Non-Volatile Data Storage.....	151
12.3. Security Options .....	151
12.4. Determining the Device Part Number at Run Time .....	154
12.5. Flash Write and Erase Guidelines .....	154
12.6. Minimizing Flash Read Current .....	156
<b>13. Power Management .....</b>	<b>160</b>
13.1. Normal Mode .....	161
13.2. Idle Mode.....	162
13.3. Stop Mode .....	162
13.4. Suspend Mode .....	163
13.5. Sleep Mode .....	163
13.6. Configuring Wakeup Sources.....	164
13.7. Determining the Event that Caused the Last Wakeup.....	164
13.8. Power Management Specifications .....	166
<b>14. Cyclic Redundancy Check Unit (CRC0).....</b>	<b>167</b>
14.1. 16-bit CRC Algorithm.....	167
14.2. 32-bit CRC Algorithm.....	169
14.3. Preparing for a CRC Calculation .....	170
14.4. Performing a CRC Calculation .....	170
14.5. Accessing the CRC0 Result .....	170
14.6. CRC0 Bit Reverse Feature .....	174
<b>15. On-Chip DC-DC Converter (DC0).....</b>	<b>175</b>
15.1. Startup Behavior.....	176
15.2. High Power Applications.....	177
15.3. Pulse Skipping Mode.....	177
15.4. Enabling the DC-DC Converter .....	177
15.5. Minimizing Power Supply Noise .....	179
15.6. Selecting the Optimum Switch Size.....	179
15.7. DC-DC Converter Clocking Options .....	179
15.8. DC-DC Converter Behavior in Sleep Mode .....	180

---

---

15.9. DC-DC Converter Register Descriptions .....	181
15.10. DC-DC Converter Specifications .....	183
<b>16. Voltage Regulator (VREG0).....</b>	<b>184</b>
16.1. Voltage Regulator Electrical Specifications .....	184
<b>17. Reset Sources.....</b>	<b>185</b>
17.1. MCU Power-On (VBAT Supply Monitor) Reset.....	186
17.2. Power-Fail (VDD_MCU Supply Monitor) Reset.....	187
17.3. External Reset.....	189
17.4. Missing Clock Detector Reset .....	189
17.5. Comparator0 Reset .....	190
17.6. PCA Watchdog Timer Reset .....	190
17.7. Flash Error Reset .....	190
17.8. SmaRTClock (Real Time Clock) Reset .....	190
17.9. Software Reset .....	190
<b>18. Clocking Sources.....</b>	<b>192</b>
18.1. Programmable Precision Internal Oscillator .....	193
18.2. Low Power Internal Oscillator.....	193
18.3. External Oscillator Drive Circuit.....	193
18.4. Special Function Registers for Selecting and Configuring the System Clock	197
<b>19. SmaRTClock (Real Time Clock).....</b>	<b>200</b>
19.1. SmaRTClock Interface .....	200
19.2. SmaRTClock Clocking Sources .....	207
19.3. SmaRTClock Timer and Alarm Function .....	211
<b>20. Si106x/108xPort Input/Output.....</b>	<b>217</b>
20.1. Port I/O Modes of Operation.....	218
20.2. Assigning Port I/O Pins to Analog and Digital Functions.....	219
20.3. Priority Crossbar Decoder .....	221
20.4. Port Match .....	226
20.5. Special Function Registers for Accessing and Configuring Port I/O .....	229
<b>21. Controller Interface.....</b>	<b>238</b>
21.1. Serial Interface (SPI1) .....	238
21.2. Fast Response Registers (Si1060/61/62/63 and Si1080/81/82/83) .....	241
21.3. Operating Modes and Timing .....	241
21.4. Application Programming Interface (API) .....	246
21.5. GPIO .....	247
<b>22. Radio 142–1050 MHz Transceiver Functional Description .....</b>	<b>248</b>
<b>23. Modulation and Hardware Configuration Options.....</b>	<b>249</b>
23.1. Modulation Types .....	249
23.2. Hardware Configuration Options .....	249
23.3. Preamble Length .....	250
<b>24. Internal Functional Blocks.....</b>	<b>252</b>
24.1. RX Chain .....	252
24.2. RX Modem.....	253
24.3. Synthesizer.....	255
24.4. Transmitter (TX)	258

---

# Si106x/108x

---

24.5. Crystal Oscillator .....	261
<b>25. Data Handling and Packet Handler .....</b>	<b>262</b>
25.1. RX and TX FIFOs .....	262
25.2. Packet Handler .....	262
<b>26. RX Modem Configuration.....</b>	<b>263</b>
<b>27. Auxiliary Blocks .....</b>	<b>263</b>
27.1. Wake-Up Timer and 32 kHz Clock Source .....	263
27.2. Low Duty Cycle Mode (Auto RX Wake-Up).....	265
27.3. Antenna Diversity (Si1060–Si1063, Si1080–Si1083) .....	266
<b>28. SMBus.....</b>	<b>267</b>
28.1. Supporting Documents .....	268
28.2. SMBus Configuration.....	268
28.3. SMBus Operation .....	268
28.4. Using the SMBus.....	270
28.5. SMBus Transfer Modes .....	282
28.6. SMBus Status Decoding.....	285
<b>29. UART0 .....</b>	<b>290</b>
29.1. Enhanced Baud Rate Generation.....	291
29.2. Operational Modes .....	292
29.3. Multiprocessor Communications .....	293
<b>30. Enhanced Serial Peripheral Interface (SPI0) .....</b>	<b>298</b>
30.1. Signal Descriptions.....	299
30.2. SPI0 Master Mode Operation .....	299
30.3. SPI0 Slave Mode Operation .....	301
30.4. SPI0 Interrupt Sources .....	302
30.5. Serial Clock Phase and Polarity .....	303
30.6. SPI Special Function Registers .....	304
<b>31. Timers .....</b>	<b>311</b>
31.1. Timer 0 and Timer 1 .....	313
31.2. Timer 2 .....	321
31.3. Timer 3 .....	327
<b>32. Si106x/108x Programmable Counter Array.....</b>	<b>333</b>
32.1. PCA Counter/Timer .....	334
32.2. PCA0 Interrupt Sources.....	335
32.3. Capture/Compare Modules .....	336
32.4. Watchdog Timer Mode .....	344
32.5. Register Descriptions for PCA0.....	346
<b>33. Device Specific Behavior .....</b>	<b>352</b>
33.1. Device Identification .....	352
<b>34. C2 Interface .....</b>	<b>353</b>
34.1. C2 Interface Registers.....	353
34.2. C2 Pin Sharing .....	356
<b>Document Change List.....</b>	<b>357</b>
<b>Contact Information.....</b>	<b>358</b>

---

---

## List of Figures

Figure 1.1. Si106x/Si108x Block Diagram .....	16
Figure 1.2. Si106x/108x RX/TX Direct-Tie Application Example .....	17
Figure 1.3. Si106x/108x Antenna Diversity Application Example .....	17
Figure 1.4. Port I/O Functional Block Diagram .....	19
Figure 1.5. PCA Block Diagram .....	20
Figure 1.6. ADC0 Functional Block Diagram .....	21
Figure 1.7. ADC0 Multiplexer Block Diagram .....	22
Figure 1.8. Comparator 0 Functional Block Diagram .....	23
Figure 1.9. Comparator 1 Functional Block Diagram .....	23
Figure 3.1. Si1060/1, Si1080/1-A-GM Pinout Diagram (Top View) .....	34
Figure 3.2. Si1062/3, Si1082/3-A-GM Pinout Diagram (Top View) .....	35
Figure 3.3. Si1064/5, Si1084/5-A-GM Pinout Diagram (Top View) .....	36
Figure 3.4. QFN-36 Package Drawing .....	37
Figure 3.5. QFN-36 PCB Land Pattern Dimensions .....	39
Figure 3.6. QFN-36 PCB Stencil and Via Placement .....	41
Figure 4.1. Active Mode Current (External CMOS Clock) .....	46
Figure 4.2. Idle Mode Current (External CMOS Clock) .....	47
Figure 4.3. Typical DC-DC Converter Efficiency (High Current, VDD/DC+ = 2 V ...	48
Figure 4.4. Typical DC-DC Converter Efficiency (High Current, VDD/DC+ = 3 V) ..	49
Figure 4.5. Typical DC-DC Converter Efficiency (Low Current, VDD/DC+ = 2 V) ...	50
Figure 4.6. Typical One-Cell Suspend Mode Current .....	51
Figure 4.7. Typical VOH Curves, 1.8–3.6 V .....	53
Figure 4.8. Typical VOH Curves, 0.9–1.8 V .....	54
Figure 4.9. Typical VOL Curves, 1.8–3.6 V .....	55
Figure 4.10. Typical VOL Curves, 0.9–1.8 V .....	56
Figure 5.1. ADC0 Functional Block Diagram .....	78
Figure 5.2. 10-Bit ADC Track and Conversion Example Timing (BURSTEN = 0) ...	81
Figure 5.3. Burst Mode Tracking Example with Repeat Count Set to 4 .....	83
Figure 5.4. ADC0 Equivalent Input Circuits .....	84
Figure 5.5. ADC Window Compare Example: Right-Justified Single-Ended Data ..	94
Figure 5.6. ADC Window Compare Example: Left-Justified Single-Ended Data ..	94
Figure 5.7. ADC0 Multiplexer Block Diagram .....	95
Figure 5.8. Temperature Sensor Transfer Function .....	97
Figure 5.9. Temperature Sensor Error with 1-Point Calibration ( $V_{REF} = 1.68\text{ V}$ ) ...	98
Figure 5.10. Voltage Reference Functional Block Diagram .....	100
Figure 6.1. Comparator 0 Functional Block Diagram .....	103
Figure 6.2. Comparator 1 Functional Block Diagram .....	104
Figure 6.3. Comparator Hysteresis Plot .....	105
Figure 6.4. CPn Multiplexer Block Diagram .....	110
Figure 7.1. CIP-51 Block Diagram .....	113
Figure 8.1. Si106x Memory Map .....	122
Figure 8.2. Si108x Memory Map .....	123
Figure 8.3. Si106x Flash Program Memory Map .....	124

---

# Si106x/108x

---

Figure 8.4. Si108x Flash Program Memory Map .....	124
Figure 12.1. Si106x Flash Program Memory Map .....	151
Figure 12.2. Si108x Flash Program Memory Map .....	152
Figure 13.1. Si106x/108x Power Distribution .....	161
Figure 14.1. CRC0 Block Diagram .....	167
Figure 14.2. Bit Reverse Register .....	174
Figure 15.1. DC-DC Converter Block Diagram .....	175
Figure 15.2. DC-DC Converter Configuration Options .....	178
Figure 17.1. Reset Sources .....	185
Figure 17.2. Power-Fail Reset Timing Diagram .....	186
Figure 17.3. Power-Fail Reset Timing Diagram .....	187
Figure 18.1. Clocking Sources Block Diagram .....	192
Figure 18.2. 25 MHz External Crystal Example .....	194
Figure 19.1. SmaRTClock Block Diagram .....	200
Figure 19.2. Interpreting Oscillation Robustness (Duty Cycle) Test Results .....	209
Figure 20.1. Port I/O Functional Block Diagram .....	217
Figure 20.2. Port I/O Cell Block Diagram .....	218
Figure 20.3. Crossbar Priority Decoder with No Pins Skipped .....	222
Figure 20.4. Crossbar Priority Decoder with Crystal Pins Skipped .....	223
Figure 21.1. SPI Write Command .....	239
Figure 21.2. SPI Read Command—Check CTS Value .....	239
Figure 21.3. SPI Read Command—Clock Out Read Data .....	240
Figure 21.4. State Machine Diagram .....	241
Figure 21.5. POR Timing Diagram .....	243
Figure 21.6. Start_TX Commands and Timing .....	245
Figure 24.1. RX Architecture vs. Data Rate .....	253
Figure 24.2. +20 dBm TX Power vs. PA_PWR_LVL .....	259
Figure 24.3. +20 dBm TX Power vs. VDD .....	260
Figure 24.4. +20 dBm TX Power vs. Temp .....	260
Figure 24.5. Capacitor Bank Frequency Offset Characteristics .....	261
Figure 25.1. TX and RX FIFOs .....	262
Figure 25.2. Packet Handler Structure .....	262
Figure 27.1. RX and TX LDC Sequences .....	265
Figure 27.2. Low Duty Cycle Mode for RX .....	265
Figure 28.1. SMBus Block Diagram .....	267
Figure 28.2. Typical SMBus Configuration .....	268
Figure 28.3. SMBus Transaction .....	269
Figure 28.4. Typical SMBus SCL Generation .....	271
Figure 28.5. Typical Master Write Sequence .....	282
Figure 28.6. Typical Master Read Sequence .....	283
Figure 28.7. Typical Slave Write Sequence .....	284
Figure 28.8. Typical Slave Read Sequence .....	285
Figure 29.1. UART0 Block Diagram .....	290
Figure 29.2. UART0 Baud Rate Logic .....	291
Figure 29.3. UART Interconnect Diagram .....	292

---

---

Figure 29.4. 8-Bit UART Timing Diagram .....	292
Figure 29.5. 9-Bit UART Timing Diagram .....	293
Figure 29.6. UART Multi-Processor Mode Interconnect Diagram .....	294
Figure 30.1. SPI Block Diagram .....	298
Figure 30.2. Multiple-Master Mode Connection Diagram .....	300
Figure 30.3. 3-Wire Single Master and Slave Mode Connection Diagram .....	300
Figure 30.4. 4-Wire Single Master and Slave Mode Connection Diagram .....	301
Figure 30.5. Master Mode Data/Clock Timing .....	303
Figure 30.6. Slave Mode Data/Clock Timing (CKPHA = 0) .....	304
Figure 30.7. Slave Mode Data/Clock Timing (CKPHA = 1) .....	304
Figure 30.8. SPI Master Timing (CKPHA = 0) .....	308
Figure 30.9. SPI Master Timing (CKPHA = 1) .....	308
Figure 30.10. SPI Slave Timing (CKPHA = 0) .....	309
Figure 30.11. SPI Slave Timing (CKPHA = 1) .....	309
Figure 31.1. T0 Mode 0 Block Diagram .....	314
Figure 31.2. T0 Mode 2 Block Diagram .....	315
Figure 31.3. T0 Mode 3 Block Diagram .....	316
Figure 31.4. Timer 2 16-Bit Mode Block Diagram .....	321
Figure 31.5. Timer 2 8-Bit Mode Block Diagram .....	322
Figure 31.6. Timer 2 Capture Mode Block Diagram .....	323
Figure 31.7. Timer 3 16-Bit Mode Block Diagram .....	327
Figure 31.8. Timer 3 8-Bit Mode Block Diagram. ....	328
Figure 31.9. Timer 3 Capture Mode Block Diagram .....	329
Figure 32.1. PCA Block Diagram .....	333
Figure 32.2. PCA Counter/Timer Block Diagram .....	334
Figure 32.3. PCA Interrupt Block Diagram .....	335
Figure 32.4. PCA Capture Mode Diagram .....	337
Figure 32.5. PCA Software Timer Mode Diagram .....	338
Figure 32.6. PCA High-Speed Output Mode Diagram .....	339
Figure 32.7. PCA Frequency Output Mode .....	340
Figure 32.8. PCA 8-Bit PWM Mode Diagram .....	341
Figure 32.9. PCA 9, 10 and 11-Bit PWM Mode Diagram .....	342
Figure 32.10. PCA 16-Bit PWM Mode .....	343
Figure 32.11. PCA Module 5 with Watchdog Timer Enabled .....	344
Figure 33.1. Si106x Revision Information .....	352
Figure 34.1. Typical C2 Pin Sharing .....	356

---

## List of Tables

Table 2.1. Orderable Part Number .....	24
Table 3.1. Si1060/Si1061/Si1080/Si1081 Pin Definitions .....	25
Table 3.2. Si1062/Si1063/Si1082/Si1083 Pin Definitions .....	28
Table 3.3. Si1064/Si1065/Si1084/Si1085 Pin Definitions .....	31
Table 3.4. QFN-36 Package Dimensions .....	38
Table 3.5. QFN-36 PCB Land Pattern Dimensions .....	40
Table 4.1. Absolute Maximum Ratings .....	42
Table 4.2. Global Electrical Characteristics .....	43
Table 4.3. Port I/O DC Electrical Characteristics .....	52
Table 4.4. Reset Electrical Characteristics .....	57
Table 4.5. Power Management Electrical Specifications .....	58
Table 4.6. Flash Electrical Characteristics .....	58
Table 4.7. Internal Precision Oscillator Electrical Characteristics .....	59
Table 4.8. Internal Low-Power Oscillator Electrical Characteristics .....	59
Table 4.9. ADC0 Electrical Characteristics .....	60
Table 4.10. Temperature Sensor Electrical Characteristics .....	61
Table 4.11. Voltage Reference Electrical Characteristics .....	62
Table 4.12. Comparator Electrical Characteristics .....	63
Table 4.13. DC-DC Converter (DC0) Electrical Characteristics .....	65
Table 4.14. VREG0 Electrical Characteristics .....	66
Table 4.15. DC Characteristics .....	67
Table 4.16. Synthesizer AC Electrical Characteristics .....	68
Table 4.17. Receiver AC Electrical Characteristics .....	69
Table 4.18. Transmitter AC Electrical Characteristics .....	73
Table 4.19. Auxiliary Block Specifications .....	75
Table 4.20. Digital IO Specifications (GPIO_x, nIRQ) .....	75
Table 4.21. Absolute Maximum Ratings (Radio) .....	77
Table 4.22. Thermal Properties .....	77
Table 7.1. CIP-51 Instruction Set Summary .....	115
Table 10.1. Special Function Register (SFR) Memory Map (Page 0x0) .....	129
Table 10.2. Special Function Register (SFR) Memory Map (Page 0xF) .....	130
Table 10.3. Special Function Registers .....	131
Table 10.4. Select Registers with Varying Function .....	135
Table 11.1. Interrupt Summary .....	139
Table 12.1. Flash Security Summary .....	152
Table 13.1. Power Modes .....	160
Table 14.1. Example 16-bit CRC Outputs .....	168
Table 14.2. Example 32-bit CRC Outputs .....	170
Table 15.1. IPeak Inductor Current Limit Settings .....	176
Table 18.1. Recommended XFCN Settings for Crystal Mode .....	194
Table 18.2. Recommended XFCN Settings for RC and C modes .....	195
Table 19.1. SmaRTClock Internal Registers .....	201
Table 19.2. SmaRTClock Load Capacitance Settings .....	208

---

# Si106x/108x

---

Table 19.3. SmaRTClock Bias Settings .....	210
Table 20.1. Port I/O Assignment for Analog Functions .....	220
Table 20.2. Port I/O Assignment for Digital Functions .....	220
Table 20.3. Port I/O Assignment for External Digital Event Capture Functions ....	221
Table 21.1. Internal Connection for Radio and MCU .....	238
Table 21.2. Serial Interface Timing Parameters .....	238
Table 21.3. Operating State Response Time and Current Consumption Si1060/61/62/63, Si1080/81/82/83 .....	242
Table 21.4. Operating State Response Time and Current Consumption (Si1064/65, Si1084/85) .....	242
Table 21.5. POR Timing .....	243
Table 21.6. GPIOs .....	247
Table 23.1. Recommended Preamble Length .....	251
Table 24.1. Output Divider (Outdiv) Values for the Si1060–Si1063, Si1080-1083 .....	256
Table 24.2. Output Divider (Outdiv) for the Si1064/Si1065/Si1084/Si1085 .....	256
Table 27.1. WUT Specific Commands and Properties .....	264
Table 28.1. SMBus Clock Source Selection .....	271
Table 28.2. Minimum SDA Setup and Hold Times .....	272
Table 28.3. Sources for Hardware Changes to SMB0CN .....	276
Table 28.4. Hardware Address Recognition Examples (EHACK = 1) .....	277
Table 28.5. SMBus Status Decoding With Hardware ACK Generation Disabled (EHACK = 0) .....	286
Table 28.6. SMBus Status Decoding With Hardware ACK Generation Enabled (EHACK = 1) .....	288
Table 29.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator .....	297
Table 29.2. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator .....	297
Table 30.1. SPI Slave Timing Parameters .....	310
Table 31.1. Timer 0 Running Modes .....	313
Table 32.1. PCA Timebase Input Options .....	334
Table 32.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules .....	336
Table 32.3. Watchdog Timer Timeout Intervals1 .....	345

---

## List of Registers

SFR Definition 5.1. ADC0CN: ADC0 Control .....	86
SFR Definition 5.2. ADC0CF: ADC0 Configuration .....	87
SFR Definition 5.3. ADC0AC: ADC0 Accumulator Configuration .....	88
SFR Definition 5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time .....	89
SFR Definition 5.5. ADC0TK: ADC0 Burst Mode Track Time .....	90
SFR Definition 5.6. ADC0H: ADC0 Data Word High Byte .....	91
SFR Definition 5.7. ADC0L: ADC0 Data Word Low Byte .....	91
SFR Definition 5.8. ADC0GTH: ADC0 Greater-Than High Byte .....	92
SFR Definition 5.9. ADC0GTL: ADC0 Greater-Than Low Byte .....	92
SFR Definition 5.10. ADC0LTH: ADC0 Less-Than High Byte .....	93
SFR Definition 5.11. ADC0LTL: ADC0 Less-Than Low Byte .....	93
SFR Definition 5.12. ADC0MX: ADC0 Input Channel Select .....	96
SFR Definition 5.13. TOFFH: ADC0 Data Word High Byte .....	99
SFR Definition 5.14. TOFFL: ADC0 Data Word Low Byte .....	99
SFR Definition 5.15. REF0CN: Voltage Reference Control .....	102
SFR Definition 6.1. CPT0CN: Comparator 0 Control .....	106
SFR Definition 6.2. CPT0MD: Comparator 0 Mode Selection .....	107
SFR Definition 6.3. CPT1CN: Comparator 1 Control .....	108
SFR Definition 6.4. CPT1MD: Comparator 1 Mode Selection .....	109
SFR Definition 6.5. CPT0MX: Comparator0 Input Channel Select .....	111
SFR Definition 6.6. CPT1MX: Comparator1 Input Channel Select .....	112
SFR Definition 7.1. DPL: Data Pointer Low Byte .....	119
SFR Definition 7.2. DPH: Data Pointer High Byte .....	119
SFR Definition 7.3. SP: Stack Pointer .....	120
SFR Definition 7.4. ACC: Accumulator .....	120
SFR Definition 7.5. B: B Register .....	120
SFR Definition 7.6. PSW: Program Status Word .....	121
SFR Definition 9.1. EMI0CN: External Memory Interface Control .....	128
SFR Definition 10.1. SFRPage: SFR Page .....	131
SFR Definition 11.1. IE: Interrupt Enable .....	141
SFR Definition 11.2. IP: Interrupt Priority .....	142
SFR Definition 11.3. EIE1: Extended Interrupt Enable 1 .....	143
SFR Definition 11.4. EIP1: Extended Interrupt Priority 1 .....	144
SFR Definition 11.5. EIE2: Extended Interrupt Enable 2 .....	145
SFR Definition 11.6. EIP2: <u>Extended</u> Interrupt Priority 2 .....	146
SFR Definition 11.7. IT01CF: INT0/INT1 Configuration .....	148
SFR Definition 12.1. PSCTL: Program Store R/W Control .....	157
SFR Definition 12.2. FLKEY: Flash Lock and Key .....	158
SFR Definition 12.3. FLSCL: Flash Scale .....	159
SFR Definition 12.4. FLWR: Flash Write Only .....	159
SFR Definition 13.1. PMU0CF: Power Management Unit Configuration .....	165
SFR Definition 13.2. PCON: Power Management Control Register .....	166
SFR Definition 14.1. CRC0CN: CRC0 Control .....	171
SFR Definition 14.2. CRC0IN: CRC0 Data Input .....	172

---

# Si106x/108x

---

SFR Definition 14.3. CRC0DAT: CRC0 Data Output .....	172
SFR Definition 14.4. CRC0AUTO: CRC0 Automatic Control .....	173
SFR Definition 14.5. CRC0CNT: CRC0 Automatic Flash Sector Count .....	173
SFR Definition 14.6. CRC0FLIP: CRC0 Bit Flip .....	174
SFR Definition 15.1. DC0CN: DC-DC Converter Control .....	181
SFR Definition 15.2. DC0CF: DC-DC Converter Configuration .....	182
SFR Definition 16.1. REG0CN: Voltage Regulator Control .....	184
SFR Definition 17.1. VDM0CN: VDD_MCU Supply Monitor Control .....	189
SFR Definition 17.2. RSTSRC: Reset Source .....	191
SFR Definition 18.1. CLKSEL: Clock Select .....	197
SFR Definition 18.2. OSCICN: Internal Oscillator Control .....	198
SFR Definition 18.3. OSCICL: Internal Oscillator Calibration .....	198
SFR Definition 18.4. OSCXCN: External Oscillator Control .....	199
SFR Definition 19.1. RTC0KEY: SmaRTClock Lock and Key .....	204
SFR Definition 19.2. RTC0ADR: SmaRTClock Address .....	205
SFR Definition 19.3. RTC0DAT: SmaRTClock Data .....	206
Internal Register Definition 19.4. RTC0CN: SmaRTClock Control .....	213
Internal Register Definition 19.5. RTC0XCN: SmaRTClock Oscillator Control .....	214
Internal Register Definition 19.6. RTC0XCF: SmaRTClock Oscillator Configuration ..	215
Internal Register Definition 19.7. RTC0PIN: SmaRTClock Pin Configuration .....	215
Internal Register Definition 19.8. CAPTUREn: SmaRTClock Timer Capture .....	216
Internal Register Definition 19.9. ALARMn: SmaRTClock Alarm Programmed Value	216
SFR Definition 20.1. XBR0: Port I/O Crossbar Register 0 .....	224
SFR Definition 20.2. XBR1: Port I/O Crossbar Register 1 .....	225
SFR Definition 20.3. XBR2: Port I/O Crossbar Register 2 .....	226
SFR Definition 20.4. P0MASK: Port0 Mask Register .....	227
SFR Definition 20.5. P0MAT: Port0 Match Register .....	227
SFR Definition 20.6. P1MASK: Port1 Mask Register .....	228
SFR Definition 20.7. P1MAT: Port1 Match Register .....	228
SFR Definition 20.8. P0: Port0 .....	230
SFR Definition 20.9. P0SKIP: Port0 Skip .....	230
SFR Definition 20.10. P0MDIN: Port0 Input Mode .....	231
SFR Definition 20.11. P0MDOUT: Port0 Output Mode .....	231
SFR Definition 20.12. P0DRV: Port0 Drive Strength .....	232
SFR Definition 20.13. P1: Port1 .....	233
SFR Definition 20.14. P1SKIP: Port1 Skip .....	233
SFR Definition 20.15. P1MDIN: Port1 Input Mode .....	234
SFR Definition 20.16. P1MDOUT: Port1 Output Mode .....	234
SFR Definition 20.17. P1DRV: Port1 Drive Strength .....	235
SFR Definition 20.18. P2: Port2 .....	235
SFR Definition 20.19. P2SKIP: Port2 Skip .....	236
SFR Definition 20.20. P2MDIN: Port2 Input Mode .....	236
SFR Definition 20.21. P2MDOUT: Port2 Output Mode .....	237
SFR Definition 20.22. P2DRV: Port2 Drive Strength .....	237
SFR Definition 28.1. SMB0CF: SMBus Clock/Configuration .....	273

---

---

SFR Definition 28.2. SMB0CN: SMBus Control .....	275
SFR Definition 28.3. SMB0ADR: SMBus Slave Address .....	278
SFR Definition 28.4. SMB0ADM: SMBus Slave Address Mask .....	278
SFR Definition 28.5. SMB0DAT: SMBus Data .....	281
SFR Definition 29.1. SCON0: Serial Port 0 Control .....	295
SFR Definition 29.2. SBUF0: Serial (UART0) Port Data Buffer .....	296
SFR Definition 30.7. SPI0CFG: SPI0 Configuration .....	305
SFR Definition 30.8. SPI0CN: SPI0 Control .....	306
SFR Definition 30.9. SPI0CKR: SPI0 Clock Rate .....	307
SFR Definition 30.10. SPI0DAT: SPI0 Data .....	307
SFR Definition 31.1. CKCON: Clock Control .....	312
SFR Definition 31.2. TCON: Timer Control .....	317
SFR Definition 31.3. TMOD: Timer Mode .....	318
SFR Definition 31.4. TL0: Timer 0 Low Byte .....	319
SFR Definition 31.5. TL1: Timer 1 Low Byte .....	319
SFR Definition 31.6. TH0: Timer 0 High Byte .....	320
SFR Definition 31.7. TH1: Timer 1 High Byte .....	320
SFR Definition 31.8. TMR2CN: Timer 2 Control .....	324
SFR Definition 31.9. TMR2RLL: Timer 2 Reload Register Low Byte .....	325
SFR Definition 31.10. TMR2RLH: Timer 2 Reload Register High Byte .....	325
SFR Definition 31.11. TMR2L: Timer 2 Low Byte .....	326
SFR Definition 31.12. TMR2H Timer 2 High Byte .....	326
SFR Definition 31.13. TMR3CN: Timer 3 Control .....	330
SFR Definition 31.14. TMR3RLL: Timer 3 Reload Register Low Byte .....	331
SFR Definition 31.15. TMR3RLH: Timer 3 Reload Register High Byte .....	331
SFR Definition 31.16. TMR3L: Timer 3 Low Byte .....	332
SFR Definition 31.17. TMR3H Timer 3 High Byte .....	332
SFR Definition 32.1. PCA0CN: PCA Control .....	346
SFR Definition 32.2. PCA0MD: PCA Mode .....	347
SFR Definition 32.3. PCA0PWM: PCA PWM Configuration .....	348
SFR Definition 32.4. PCA0CPMn: PCA Capture/Compare Mode .....	349
SFR Definition 32.5. PCA0L: PCA Counter/Timer Low Byte .....	350
SFR Definition 32.6. PCA0H: PCA Counter/Timer High Byte .....	350
SFR Definition 32.7. PCA0CPLn: PCA Capture Module Low Byte .....	351
SFR Definition 32.8. PCA0CPHn: PCA Capture Module High Byte .....	351
C2 Register Definition 34.1. C2ADD: C2 Address .....	353
C2 Register Definition 34.2. DEVICEID: C2 Device ID .....	354
C2 Register Definition 34.3. REVID: C2 Revision ID .....	354
C2 Register Definition 34.4. FPCTL: C2 Flash Programming Control .....	355
C2 Register Definition 34.5. FPDAT: C2 Flash Programming Data .....	355

## 1. System Overview

Silicon Laboratories' Si106x Wireless MCUs combine high-performance wireless connectivity and ultra-low power microcontroller processing into a small 5x6 mm form factor. Support for major frequency bands in the 142 to 1050 MHz range is provided including an integrated advanced packet handling engine and the ability to realize a link budget of up to 146 dB. The devices have been optimized to minimize energy consumption for battery-backed applications by minimizing TX, RX, active, and sleep mode current as well as supporting fast wake-up times. The Si106x and Si108x Wireless MCUs are pin-compatible and can scale from 8 to 64 kB of flash and provides a robust set of analog and digital peripherals including an ADC, dual comparators, timers, and GPIO. All devices are designed to be compliant with the 802.15.4g smart metering standard and support worldwide regulatory standards including FCC, ETSI, and ARIB. Refer to Table 2.1 for specific product feature selection and part ordering numbers.

With on-chip power-on reset, V<sub>DD</sub> monitor, watchdog timer, and clock oscillator, the Si106x devices are truly standalone system-on-a-chip solutions. The flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 1.8 to 3.6 V operation over the industrial temperature range (-40 to +85 °C). Select devices will work down to 0.9 V with the dc-dc boost converter, supporting operation on a single alkaline cell battery. The Port I/O and RST pins are tolerant of input signals up to 5 V. The Si106x devices are available in a 36-pin QFN package (lead-free and RoHS compliant). See Table 2.1 for ordering information. See Figure 1.1 for the block diagram.

The transceiver's extremely low receive sensitivity (-126 dBm) coupled with industry leading +20 dBm output power ensures extended range and improved link performance. Built-in antenna diversity and support for frequency hopping can be used to further extend range and enhance performance. The advanced radio supports major frequency bands in the 119 to 1050 MHz range. The Si106x family includes optimal phase noise, blocking, and selectivity performance for narrow band and licensed band applications such as FCC Part90 and 169 MHz wireless Mbus. The 60 dB adjacent channel selectivity with 12.5 kHz channel spacing ensures robust receive operation in harsh RF conditions, which is particularly important for narrow band operation.

The Si106x offers exceptional output power of up to +20 dBm with outstanding TX efficiency. The high output power and sensitivity results in an industry-leading link budget of 146 dB allowing extended ranges and highly robust communication links. The active mode TX current consumption of 18 mA at +10 dBm and RX current of 10 mA coupled with extremely low standby current and fast wake times ensure extended battery life in the most demanding applications. The Si106x wireless MCUs can achieve up to +27 dBm output power with built-in ramping control of a low-cost external FET. The devices are highly flexible and can be configured via Silicon Labs' graphical configuration tools.

# Si106x/108x




Figure 1.1. Si106x/Si108x Block Diagram

## 1.1. Typical Connection Diagram

The application shown in Figure 1.2 is designed for a system with a TX/RX direct-tie configuration without the use of a TX/RX switch. Most lower power applications will use this configuration. A complete direct-tie reference design is available from Silicon Laboratories applications support.

For applications seeking improved performance in the presence of multipath fading, antenna diversity can be used. Antenna diversity support is integrated into the EZRadioPRO transceiver and can improve the system link budget by 8–10 dB in the presence of these fading conditions, resulting in substantial range increases. A complete Antenna Diversity reference design is available from Silicon Laboratories applications support.




Figure 1.2. Si106x/108x RX/TX Direct-Tie Application Example




Figure 1.3. Si106x/108x Antenna Diversity Application Example

# Si106x/108x

---

## 1.2. CIP-51™ Microcontroller Core

### 1.2.1. Fully 8051 Compatible

The Si106x/108x family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51™ instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052.

### 1.2.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS.

### 1.2.3. Additional Features

The Si106x/108x SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides multiple interrupt sources into the CIP-51, allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip V<sub>DD</sub> monitor (forces reset when power supply voltage drops below safe levels), a watchdog timer, a Missing Clock Detector, SmaRT-Clock oscillator fail or alarm, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or flash error may be disabled by the user in software. The WDT may be permanently disabled in software after a power-on reset during MCU initialization.

The internal oscillator factory is calibrated to 24.5 MHz and is accurate to ±2% over the full temperature and supply range. The internal oscillator period can also be adjusted by user firmware. An additional 20 MHz low power oscillator is also available which facilitates low-power operation. An external oscillator drive circuit is included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched between both internal and external oscillator circuits. An external oscillator can also be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.

### 1.3. Port Input/Output

Digital and analog resources are available through 11 I/O pins. Four additional GPIO pins are available through the radio peripheral. Port pins P0.0–P0.6 and P1.4–P1.6 can be defined as digital or analog I/O. Digital I/O pins can be assigned to one of the internal digital resources or used as general purpose I/O (GPIO). Analog I/O pins are used by the internal analog resources. P2.7 can be used as GPIO and is shared with the C2 Interface Data signal (C2D). See Section “33. Device Specific Behavior” on page 352 for more details.

The designer has complete control over which digital and analog functions are assigned to individual port pins and is limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. See Section “20.3. Priority Crossbar Decoder” on page 221 for more information on the crossbar.

All Px.x Port I/Os are 5 V tolerant when used as digital inputs or open-drain outputs. For Port I/Os configured as push-pull outputs, current is sourced from the VDD\_MCU supply. Port I/Os used for analog functions can operate up to the VDD\_MCU supply voltage. See Section “20.1. Port I/O Modes of Operation” on page 218 for more information on Port I/O operating modes and the electrical specifications chapter for detailed electrical specifications.




Figure 1.4. Port I/O Functional Block Diagram

# Si106x/108x

## 1.4. Serial Ports

The Si106x/108x family includes an SMBus/I<sup>2</sup>C interface, a full-duplex UART with enhanced baud rate configuration, and an Enhanced SPI interface. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention. There is also a dedicated radio serial interface (SPI1) to allow communication with the radio peripheral.

## 1.5. Programmable Counter Array

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the four 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with six programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, an External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8.

Each capture/compare module can be configured to operate in a variety of modes: edge-triggered capture, software timer, high-speed output, pulse width modulator (8, 9, 10, 11, or 16-bit), or frequency output. Additionally, Capture/Compare Module 5 offers watchdog timer capabilities. Following a system reset, Module 5 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.





Figure 1.5. PCA Block Diagram


## 1.6. 10-bit SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode

Si106x/108x devices have a 300 ksps, 10-bit successive-approximation-register (SAR) ADC with integrated track-and-hold and programmable window detector. ADC0 also has an autonomous low power Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. It also has a 16-bit accumulator that can automatically average the ADC results, providing an effective 11, 12, or 13-bit ADC result without any additional CPU intervention.

The ADC can sample the voltage at any of the MCU GPIO pins (with the exception of P2.7) and has an on-chip attenuator that allows it to measure voltages up to twice the voltage reference. Additional ADC inputs include an on-chip temperature sensor, the VDD\_MCU supply voltage, the VBAT supply voltage, and the internal digital supply voltage.



**Figure 1.6. ADC0 Functional Block Diagram**




**Figure 1.7. ADC0 Multiplexer Block Diagram**

## 1.7. Comparators


Si106x/108x devices include two on-chip programmable voltage comparators: Comparator 0 (CPT0), which is shown in Figure 1.8, and Comparator 1 (CPT1), which is shown in Figure 1.9. The two comparators operate identically but may differ in their ability to be used as reset or wake-up sources. See Section “17. Reset Sources” on page 185 and Section “13. Power Management” on page 160 for details on reset sources and low power mode wake-up sources, respectively.

The comparators offer programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous “latched” output (CP0, CP1), or an asynchronous “raw” output (CP0A, CP1A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the comparator to operate and generate an output when the device is in some low power modes.

The comparator inputs may be connected to Port I/O pins or to other internal signals. Port pins may also be used to directly sense capacitive touch switches. See Application Note “AN338: Capacitive Touch Sense Solution” for details on Capacitive Touch Switch sensing.



**Figure 1.8. Comparator 0 Functional Block Diagram**



**Figure 1.9. Comparator 1 Functional Block Diagram**

## 2. Si106x/108x Ordering Information

Table 2.1. Orderable Part Number

Orderable Part Number	Radio	Flash	RAM	DC-DC Boost	Frequency					Max Output Power	Max Data Rate	Sensitivity		Advanced Features*
					142-175 MHz	283-350 MHz	425-525 MHz	850-960 MHz	960-1050 MHz			Max	40Kbps, GFSK	
Si1060-A-GM	EZRadioPro	64 KB	4 KB	No	✓		✓	✓	✓	+20 dBm	1 Mbps	-126 dBm	-110 dBm	Yes
Si1062-A-GM	EZRadioPro	64 KB	4 KB	Yes	✓	✓	✓	✓	✓	+13 dBm	1 Mbps	-126 dBm	-110 dBm	Yes
Si1064-A-GM	EZRadio	64 KB	4 KB	Yes		✓	✓	✓		+13 dBm	500 kbps	-116 dBm	-108 dBm	No
Si1061-A-GM	EZRadioPro	32 KB	4 KB	No	✓	✓	✓	✓	✓	+20 dBm	1 Mbps	-126 dBm	-110 dBm	Yes
Si1063-A-GM	EZRadioPro	32 KB	4 KB	Yes	✓	✓	✓	✓	✓	+13 dBm	1 Mbps	-126 dBm	-110 dBm	Yes
Si1065-A-GM	EZRadio	32 KB	4 KB	Yes		✓	✓	✓		+13 dBm	500 kbps	-116 dBm	-108 dBm	No
Si1080-A-GM	EZRadioPro	16 KB	768 bytes	No	✓	✓	✓	✓	✓	+20 dBm	1 Mbps	-126 dBm	-110 dBm	Yes
Si1082-A-GM	EZRadioPro	16 KB	768 bytes	Yes	✓	✓	✓	✓	✓	+13 dBm	1 Mbps	-126 dBm	-110 dBm	Yes
Si1084-A-GM	EZRadio	16 KB	768 bytes	Yes		✓	✓	✓		+13 dBm	500 kbps	-116 dBm	-108 dBm	No
Si1081-A-GM	EZRadioPro	8 KB	768 bytes	No	✓	✓	✓	✓	✓	+20 dBm	1 Mbps	-126 dBm	-110 dBm	Yes
Si1083-A-GM	EZRadioPro	8 KB	768 bytes	Yes	✓	✓	✓	✓	✓	+13 dBm	1 Mbps	-126 dBm	-110 dBm	Yes
Si1085-A-GM	EZRadio	8 KB	768 bytes	Yes		✓	✓	✓		+13 dBm	500 kbps	-116 dBm	-108 dBm	No

\*Note: Advanced features include antenna diversity, narrowband support and autonomous low-duty cycle support.

## 3. Pinout and Package Definitions

Table 3.1. Si1060/Si1061/Si1080/Si1081 Pin Definitions

Pin	Designation	Description
1	P2.7/C2D	Port 2.7. This pin can only be used as GPIO. The Crossbar cannot route signals to this pin and it cannot be configured as an analog input. See Port I/O section for a complete description. Bi-directional data signal for the C2 Debug Interface.
2	XTAL4	SmaRTClock Oscillator Crystal Output. See Section 20 for a complete description.
3	XTAL3	SmaRTClock Oscillator Crystal Input. See Section 20 for a complete description.
4	P1.6	Port 1.6. See Port I/O section for a complete description.
5	P1.5	Port 1.5. See Port I/O section for a complete description.
6	P1.4	Port 1.4. See Port I/O section for a complete description.
7	XOUT	Crystal Oscillator Output. Connect to an external 25 to 32 MHz crystal, or leave floating when driving with an external source on XIN.
8	XIN	Crystal Oscillator Input. Connect to an external 25 to 32 MHz crystal, or connect to an external source.
9	GND_RF	Required ground for the digital and analog portions of the EZRadioPRO peripheral.
10	GPIO2	General Purpose I/O controlled by the EZRadioPRO peripheral. May be configured through the EZRadioPRO registers to perform various functions including: Clock Output, FIFO status, POR, Wake-Up Timer, TRSW, AntDiversity control, etc. See the EZRadioPRO GPIO Configuration Registers for more information.
11	GPIO3	General Purpose I/O controlled by the EZRadioPRO peripheral. May be configured through the EZRadioPRO registers to perform various functions including: Clock Output, FIFO status, POR, Wake-Up Timer, TRSW, AntDiversity control, etc. See the EZRadioPRO GPIO Configuration Registers for more information.
12	RXP	EZRadioPRO peripheral differential RF input pins of the LNA. See application schematic for example matching network.
13	RXN	EZRadioPRO peripheral differential RF input pins of the LNA. See application schematic for example matching network.
14	GND_RF	Required ground for the digital and analog portions of the EZRadioPRO peripheral.
15	GND_RF	Required ground for the digital and analog portions of the EZRadioPRO peripheral.