imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Si1133 Data Sheet

UV Index/Ambient Light Sensor IC with I²C Interface

The Si1133 is a UV Index Sensor and Ambient Light Sensor with I^2C digital interface and programmable-event interrupt output. This sensor IC includes dual 23-bit analog-to-digital converters, integrated high-sensitivity array of UV, visible and infrared photodiodes, and digital signal processor. The Si1133 is provided in a 10-lead 2x2 mm DFN package and capable of operation from 1.62 to 3.6 V over the –40 to +85 °C temperature range.

Applications

- Wearables
- · Handsets
- · Display backlighting control
- · Consumer electronics

KEY FEATURES

- High accuracy UV index sensor (0 to > 20 uV)
 - · Matches erythermal curve
- · Ambient light sensor
 - <100 mlx resolution possible, allowing operation under dark glass
 - Up to 128 klx dynamic range possible across two ADC range settings
- Industry's lowest power consumption
- 1.62 to 3.6 V supply voltage
- <500 nA standby current</p>
- Internal and external wake support
- Built-in voltage supply monitor and power-on reset controller



1. Feature List

- High accuracy UV index sensor
- Matches erythermal curve
- Ambient light sensor
 - <100 mlx resolution possible, allowing operation under dark glass<100 mlx resolution possible, allowing operation under dark glass
 - Up to 128 klx dynamic range possible across two ADC range settings
- Industry's lowest power consumption
 - 1.62 to 3.6 V supply voltage
 - <500 nA standby current</p>
 - · Internal and external wake support
 - Built-in voltage supply monitor and power-on reset controller

- Trimmable internal oscillator with typical 1% accuracy
- I2C Serial communications
 - Up to 3.4 Mbps data rate
 - Slave mode hardware address decoding
- Small package options
 - 10-lead 2 x 2 x 0.65 mm QFN
- + Temperature Range: –40 to +85 $^\circ\text{C}$

2. 2 x 2 mm DFN Ordering Guide

Family	DFN OPNs	ALS	UV Index	Proximity (# of LED Drivers)	HRM
Si113x	Si1133-AA00-GMR	Y	Y		_

3. Functional Description

The Si1133 is a UV and Ambient Light sensor whose operational state is controlled through registers accessible through the l²C interface. The host can command the Si1133 to initiate on-demand UV or Ambient Light measurement. The host can also place the Si1133 in an autonomous operational state where it performs measurements at set intervals and interrupts the host either after each measurement is completed or whenever a set threshold has been crossed. This results in an overall system power saving allowing the host controller to operate longer in its sleep state instead of polling the Si1133.



Figure 3.1. Si1133 Basic Application

3.1 Ambient Light Sensing

The Si1133 has photodiodes capable of measuring visible and infrared light. However, the visible photodiode is also influenced by infrared light. The measurement of illuminance requires the same spectral response as the human eye. If an accurate lux measurement is desired, the extra IR response of the visible-light photodiode must be compensated. Therefore, to allow the host to make corrections to the infrared light's influence, the Si1133 reports the infrared light measurement on a separate channel. The separate visible and IR photodiodes lend themselves to a variety of algorithmic solutions. The host can then take these two measurements and run an algorithm to derive an equivalent lux level as perceived by a human eye. Having the IR correction algorithm running in the host allows for the most flexibility in adjusting for system-dependent variables. For example, if the glass used in the system blocks visible light more than infrared light, the IR correction needs to be adjusted.

If the host is not making any infrared corrections, the infrared measurement can be turned off in the CHAN_LIST parameter.

By default, the measurement parameters are optimized for indoor ambient light levels, where it is possible to detect low light levels. For operation under direct sunlight, the ADC can be programmed to operate in a high signal operation so that it is possible to measure direct sunlight without overflowing.

For low-light applications, it is possible to increase the ADC integration time. Normally, the integration time is 24.4 µs. By increasing this integration time, the ADC can detect light levels as low as 100 mlx. The ADC integration time for the Visible Light Ambient measurement can be programmed independently of the ADC integration time of the Infrared Light Ambient measurement. The independent ADC parameters allow operation under glass covers having a higher transmittance to Infrared Light than Visible Light.

When operating in the lower signal range, or when the integration time is increased, it is possible to saturate the ADC when the ambient light suddenly increases. Any overflow condition will have the corresponding data registers report a value of 0xFFddFF for 16-bit mode and 0x7FFFFF for 24-bit mode. The host can adjust the ADC sensitivity to avoid an overflow condition. If the light levels return to a range within the capabilities of the ADC, the corresponding data registers begin to operate normally.

The Si1133 can initiate ALS measurements either when explicitly commanded by the host or periodically through an autonomous process. Refer to Section 4. Operational Modes for additional details.

Two ADCs can be used for simultaneous readings of the visible or UV photodiode and black dark current reference photodiode. When subtracted, these differential measurements remove dark current, reducing noise that enables lower light sensitivity.

3.2 Ultraviolet (UV) Index Sensing

The UV Index is a number linearly related to the intensity of sunlight reaching the earth and is weighted according to the CIE erythema Action Spectrum as shown in Figure 4. This weighting is a standardized measure of human skin's response to different wavelengths of sunlight from UVB to UVA. The UV Index has been standardized by the World Health Organization as shown in the figure below.



Figure 3.2. CIE Erythemal Action Spectrum

Î	T											(IIV)
1		2	3	4	5	6	7	8	9	10	11+	

Figure 3.3. UV Index Scale

Isolated UV photodiodes that closely match the erythema curve for accurate UV Index measurements. Matching dark current reference photodiodes are also provided to cancel UV photodiode noise. The typical calibrated UV Index sensor response vs. calculated ideal UV Index is shown below for several cloudy and sunny days and at various angles of the sun/time of day.

Given the possible variation of the overlay materials above the Si1133, it is generally recommended that outgoing factory calibration be performed at the outgoing test to decrease system-to-system variation.

The performance of the Si1133 is best when under a Teflon diffuser while diffuser is within +/- 30 degrees of the sensor view angle. See the plot below.



Figure 3.4. Typical UV Index Scatter Plot (+/- 30 ° Angular View of a Teflon Diffuser)

The test setup is as follows:	i ne test setup is as follows:						
Overlay	Corning Gorilla © Glass (0.7 mm thick)						
Diffuser	0.8 mm dia. diffuser, 0.25 mm above QFN package, under glass						
ADC Gain	9						
Decimation Filter Setting	3						
Samples Averaged / Reading	1						
Formula	UV index = 0.0187(0.00391 Input ² + Input)						

3.3 Power Consumption

The Si1133 alternates between three power consumption states: Active, Suspend, and Sleep. (See the diagram below for an illustratation of each of these states.) The total power consumed by the part depends heavily on the measurement rate, measurement mode, and measurement gain for the various channels enabled. The power levels for the three modes, as well as the Active Power time per reading, are provided in this document. The Suspend time (where the A/D and PD are operating) has two parts. One is determined by the user setup and can be determined by the DECIM_RATE and HW_GAIN setup information, while the other (A/D Startup time) is determined by tadstart, shown in Table 8.2 Performance Characteristics¹ on page 35.



Figure 3.5. Power Consumption States During a Reading

Every A/D conversion has three periods:

155 µs at 4.5 mA	(setup time by internal controller)
48.8 µs at 525 µA	(setup time by A/D)
48.8 μs * (2 ** gain) at 525 μA	(Actual A/D time that will vary with integration time)

3.4 Host Interface

The host interface to the Si1133 consists of three pins:

- SCL
- SDA
- INT

SCL and SDA are standard open-drain pins as required for I^2C operation. The Si1133 asserts the INT pin to interrupt the host processor. The INT pin is an open-drain output. A pull-up resistor is needed for proper operation. As an open-drain output, it can be shared with other open-drain interrupt sources in the system.

For proper operation, the Si1133 is expected to fully complete its Initialization Mode prior to any activity on the I²C.

The INT, SCL, and SDA pins are designed so that it is possible for the Si1133 to enter the Off Mode by software command without interfering with normal operation of other I²C devices on the bus.

The I²C interface allows access to the Si1133 internal registers.

An I^2C write access always begins with a start (or restart) condition. The first byte after the start condition is the I2C address and a read-write bit. The second byte specifies the starting address of the Si1133 internal register. Subsequent bytes are written to the Si1133 internal register sequentially until a stop condition is encountered. An I^2C write access with only two bytes is typically used to set up the Si1133 internal address in preparation for an I^2C read.

The l^2C read access, like the l^2C write access, begins with a start or restart condition. In an l^2C read, the l^2C master then continues to clock SCK to allow the Si1133 to drive the l^2C with the internal register contents. The Si1133 also supports burst reads and burst writes. The burst read is useful in collecting contiguous, sequential registers. The Si1133 register map was designed to optimize for burst reads for interrupt handlers, and the burst writes are designed to facilitate rapid programming of commonly used fields, such as thresholds registers.

The internal register address is a six-bit (bit 5 to bit 0) plus an Auto increment Disable (on bit 6). The Auto increment Disable is turned off by default. Disabling the auto incrementing feature allows the host to poll any single internal register repeatedly without having to keep updating the Si1133 internal address every time the register is read.

It is recommended that the host should read performance measurements (in the I²C Register Map) when the Si1133 asserts INT. Although the host can read any of the Si1133's I²C registers at any time, care must be taken when reading 2-byte measurements outside the context of an interrupt handler. The host could be reading part of the 2-byte measurement when the internal sequencer is updating that same measurement coincidentally. When this happens, the host could be reading a hybrid 2-byte quantity whose high byte and low byte are parts of different samples. If the host must read these 2-byte registers outside the context of an interrupt handler, the host should "double-check" a measurement if the measurement deviates significantly from a previous reading.



Figure 3.6. I²C Bit Timing Diagram

Figure 3.7. Host Interface Single Write

S S	LAVE ID	1	Α	DATA	Ν	STOP
-----	---------	---	---	------	---	------

Figure 3.8. Host Interface Single Read



Figure 3.9. Host Interface Burst Write



Figure 3.10. Host Interface Burst Read

7	6	5:0
0	AI	6 bit address 0x00 to 0x3F

Figure 3.11. Si1133 REG ADDRESS Format

The following notes apply for the figures above:

- 1. Gray boxes are driven by the host to the Si1133.
- 2. White boxes are driven by the Si1133.

3. A = ACK or "acknowledge".

4. N = NACK or "no acknowledge".

5. S = START condition.

6. Sr = repeat START condition.

7. P = STOP condition.

8. AI = Disable Auto Increment when set.

4. Operational Modes

The Si1133 can be in one of many operational modes at any time. It is important to consider the operation mode, since the mode has an impact on the overall power consumption of the Si1133. The various modes are:

- Off Mode
- Initialization Mode
- Standby Mode
- · Forced Conversion Mode
- · Autonomous Mode

4.1 Off Mode

The Si1133 is in the Off Mode when V_{DD} is either not connected to a power supply or if the V_{DD} voltage is below the stated VDD_OFF voltage described in the electrical specifications. As long as the parameters stated in are not violated, no current will flow through the Si1133. In the Off Mode, the Si1133 SCL and SDA pins do not interfere with other I²C devices on the bus. Keeping V_{DD} less than VDD_OFF is not intended as a method of achieving lowest system current draw. The reason is that the ESD protection devices on the SCL, SDA, and INT pins also draw from a current path through V_{DD} . If V_{DD} is grounded, for example, then current flows from system power to system ground through the SCL, SDA, and INT pull-up resistors and the ESD protection devices. Allowing V_{DD} to be less than VDD_OFF is intended to serve as a hardware method of resetting the Si1133 without a dedicated reset pin.

The Si1133 can also re-enter the Off Mode upon receipt of a software reset sequence. Upon entering Off Mode, the Si1133 proceeds directly from the Off Mode to the Initialization Mode.

4.2 Initialization Mode

When power is applied to V_{DD} and is greater than the minimum V_{DD} Supply Voltage stated in the electrical specification table, the Si1133 enters its Initialization Mode. In the Initialization Mode, the Si1133 performs its initial startup sequence. Since the I²C may not yet be active, it is recommended that no I²C activity occur during this brief Initialization Mode period. The "Start-up time" specification in the electrical specification table is the minimum recommended time the host needs to wait before sending any I²C accesses following a power-up sequence. After Initialization Mode has completed, the Si1133 enters Standby Mode. During the Initialization mode, the I²C address selection is made according to whether LED2 is pulled up or down.

4.3 Standby Mode

The Si1133 spends most of its time in Standby Mode. After the Si1133 completes the Initialization Mode sequence, it enters Standby Mode. While in Standby Mode, the Si1133 does not perform any Ambient Light or UV measurements. However, the I²C interface is active and ready to accept reads and writes to the Si1133 registers. The internal Digital Sequence Controller is in its sleep state and does not draw much power. In addition, the INT output retains its state until it is cleared by the host.

I²C accesses do not necessarily cause the Si1133 to exit the Standby Mode. For example, reading Si1133 registers is accomplished without needing the Digital Sequence Controller to wake from its sleep state.

4.4 Forced Conversion Mode

The Si1133 can operate in Forced Conversion Mode under the specific command of the host processor. The Forced Conversion Mode is entered when the FORCE command is sent. Upon completion of the conversion, the Si1133 can generate an interrupt to the host if the corresponding interrupt is enabled. It is possible to initiate both a UV and ALS measurement.

4.5 Automated Operation Mode

The Si1133 can be placed in the Autonomous Operation Mode where measurements are performed automatically without requiring an explicit host command for every measurement. The START command is used to place the Si1133 in the Autonomous Operation Mode.

The Si1133 updates the I²C registers for UV and ALS automatically. The host can also choose to be notified when these new measurements are available by enabling interrupts. The conversion frequency for autonomous operation is set up by the host prior to the START command.

The Si1133 can also interrupt the host when the UV or ALS measurement reach a pre-set threshold. To assist in the handling of interrupts the registers are arranged so that the interrupt handler can perform an I²C burst read operation to read the necessary registers, beginning with the interrupt status register, and cycle through the various output registers.

5. User to Sensor Communication

5.1 Basic I²C Operation

 I^2C operation is dependent on serial I^2C reads and writes to an addressable bank of memory referred to as I^2C space. The diagram below outlines the registers used, some functionality and the direction of data flow. The I^2C address is initially fixed but can be programmed to a new value. This new value is volatile and reverts to the old value on hardware or software reset. Only 7-bit I^2C addressing is supported; 10-bit I^2C addressing is not supported. The Si1133 responds to the I^2C address of 0x55 or to an alternate address of 0x52.



Figure 5.1. I²C Interface Block Diagram

5.2 Relationship Between I²C Registers and Parameter Table

Note that most of the Si1133 configuration is accomplished through 'Parameters'. The Si1133 has an internal MCU with SRAM. The Parameters are stored in the Si1133 Internal MCU SRAM. The I²C Registers can be viewed as mailbox registers that form an interface between the host and the internal MCU. The figure below shows the relationship between some of the key interface registers to the internal Parameters managed by the internal MCU.

- The I²C registers are directly accessible by the host.
- · The parameter table is:
 - · Accessible indirectly via the command register (and others).
 - Used during setup to fix the operating modes of the Si1133.
 - 0x2C bytes long and is read and written indirectly, one bye at a time, via the command register.

The data stored in the parameter table is volatile and is lost when the part is powered down or software reset command is sent to the part via the I²C part.

Fields used to

Parameter Table

write to



Parameter	0
Address	NAME
0x00	I2C_ADDR
0x01	CHAN_UST
0x02	ADCCONFIG0
0x03	ADCSENS0
0x04	ADCP OST0
0x05	MEASCONFIG0
0x06	ADCCONFIG1
0x07	ADCSENS1
0x08	ADCPOST1
0x09	MEASCONFIG1
0x0A	ADCCONFIG2
0x0B	ADCSENS2
0x0C	ADCPOST2
0x0D	MEASCONFIG2
OxOE	ADCCONFIG3
0x0F	ADCSENS3
0x10	ADCPOST3
0x11	MEASCONFIG3
0x12	ADCCONFIG4
0x13	ADCSENS4
0x14	ADCPOST4
0x15	MEASCONFIG4
0x16	ADCCONFIG5
0x17	ADCSENS5
0x18	ADCPOST5
0x19	MEASCONFIG5
0x1A	MEASRATE_H
Ox1B	MEASRATE_L
0x1C	MEASCOUNT0
0x1D	MEASCOUNT1
Ox1E	MEASCOUNT2
Ox1F	Unused
0x20	Unused
0x21	Unused
0x22	Unused
0x23	Unused
0x24	Unused
0x25	THRESHOLDO_H
0x26	THRESHOLDO_L
0x27	THRESHOLD1_H
0x28	THRESHOLD1_L
0x29	THRESHOLD2_H
0x2A	THRESHOLD2_L
0x2B	BURST

Sensor Parameter Table. Indirectly Accessible by Host

Figure 5.2. Accessing Parameters through I²C Registers

5.3 I²C Command Register Operation

Writing the codes shown below in the command summary table signals the sensor to undertake one of several complex operations.

These operations take time and all commands should be followed by a read of the RESPONSE0 register to confirm the operation is complete by examining the counter and to check for an error in the error bit. The error bit is set in the RESPONSE0 register's command counter if there is an error in the previous command (e.g., attempt to write to an illegal address beyond the parameter table, or a channel and /or burst configuration that exceeds the size of the output field (26 bytes)). If there is no such error, then the counter portion of the command counter will be incremented.

The RESPONSE_0 register should be read after every command to determine completion and to check for an error. If an error is found, which should not happen except for a host SW bug, the host should clear the error with a RESET command or a RESET_CMD_CTR command.

One operating option is to do a RESET_CMD_CTR command before every command.

Two of the commands imply another I²C register contains an argument.

- STORE_NEW_I2C ADDR command implies a new address has been loaded in the parameter table location I2CID PARAMETER.
- PARAM_SET command implies a byte has been stuffed into INPUT0 register.
- The three CHAN_LIST commands imply the CHAN_LIST location in the parameter table has been configured. A valid CHAN_LIST implies other configuration areas in the parameter table are correctly setup as well.

Two of the commands result in another I²C register containing return arguments (aside from incrementing RESPONSE0).

- PARAM_SET results in the write data being copied in to I2C RESPONSE1 register.
- · PARAM_QUERY results in read data in the I2C RESPONSE1 register.

Table 5.1. Command Summary

Command Register Commands	Code	Input to Sensor	Output of Sensor
RESET_CMD_CTR	0x00		
Resets RESPONSE0 CMMND_CTR field to 0.			
RESET_SW	0x01		
Forces a Reset, Resets RESPONSE0 CMMND_CTR field to 0xXXX01111.			
FORCE	0x11		
Initiates a set of measurements specified in CHAN_LIST parameter. A FORCE command will only execute the measurements which do not have a meas counter index configured in MEAS- CONFIGx.			
PAUSE	0x12		
Pauses autonomous measurements specified in CHAN_LIST.			
START	0x13		
Starts autonomous measurements specified in CHAN_LIST. A START autonomous command will only start the measurements which has a counter index selected in MEASCONFIGx.			
PARAM_QUERY	0b01xxxxxx		RESPONSE1 = result
Reads Parameter xxxxx and store results in RE- SPONSE1.xxxxx is a 6 bit Address Field (64 bytes).			
PARAM_SET	0b10xxxxxx	INPUT0	RESPONSE1 = INPUT0
Writes INPUT0 to the Parameter xxxxxx.xxxxx is a 6 bit Address Field (64 bytes).			

Notes:

1. The successful completion of all commands except RESET_CMD_CTR and RESET_SW causes an increment of the CMD_CTR field of the RESPONSE0 register (bits [3:0].

2. Resets RESPONSE0 CMMND_CTR field to 0.

3. Forces a Reset, Resets RESPONSE0 CMMND_CTR field to 0xXXX01111.

4. Uses CHAN_LIST in Parameter Space.

5. "xxxxxx" is a 6-bit Address Field (64 bytes).

5.3.1 Accessing the Parameter Table (PARAM_QUERY & PARAM_SET Commands)

The parameter table is written to by writing the INPUT_0 I2C register and the PARAM_SET command byte to the Command I²C register. The format of the PARAM_SET word is such that the 6 LSBits contain the location of the target byte in the parameter table.

Example: To transfer 0xA5 to parameter table location 0b010101.

Read RESPONSE0 (address 0x11) and store the CMMND_CTR field.

Write 0xA5 to INPUT0 (address 0x0A).

Write 0b10010101 to COMMAND (address 0x0B).

Read RESPONSE0 (address 0x11) and check if the CMMND_CTR field incremented.

If there is no increment or error, repeat the "read the RESPONSE0" step until the CMMND_CTR has incremented. If there is an error send a RESET or a RESET_CMD_CTR command.

The two write commands (to INPUT0 and COMMAND) can be in the same I²C transaction.

Example: To read data from the parameter table location 0b010101.

Read the RESPONSE0 (address 0x11) and store the CMMND_CTR field.

Write 0b01010101 to the COMMAND (address 0x0B).

Read RESPONSE0 (address 0x11) and check if the CMMND_CTR field incremented.

If there is no increment or error, repeat the "read RESPONSE0" step until the CMMND_CTR has incremented.

Read RESPONSE1 (address 0x10) this gives the read result. If there is an error send RESET or a RESET_CMD_CTR command.

The last two read commands (from RESPONSE0 and RESPONSE1) should not be in the same I²C transaction.

5.3.2 Sensor Operation Initiation Commands

The FORCE, PAUSE, and START commands make use of the information in CHAN_LIST. Configure CHAN_LIST prior to using any of these commands.

5.3.3 RESET_CMD_CTR Command

Resets RESPONSE0 CMMND_CTR field and does nothing else.

5.3.4 RESET Command

Resets the sensor and puts it into the same state as when powering up. The parameter table and all I^2C registers are reset to their default values.

5.4 I²C Register Summary

The content of the three MSBits of Response0 after reset will depend on the running state (see the Response0 write up).

Table 5.2. I2C Registers

Register Name	I2C Address	Direction WRT Host	Function	Value after Reset (Hard or Soft)	Direction WRT Sen- sor
PART_ID	0x00	IN	Returns DEVID (0x33 for the Si1133).	PART_ID	OUT
HW_ID	0x01	IN	Returns Hardware ID.	HW_ID	OUT
REV_ID	0x02	IN	Hardware Rev (0xMN).	REV_ID	OUT
HOSTIN0	0x0A	IN/OUT	Data for parameter table on PAR- AM_SET write to COMMAND register.	0x00	IN
COMMAND	0x0B	IN/OUT	Initiated action in Sensor when specif- ic codes written here.	0x00	IN
RESET	0x0F	IN/OUT	The six least signifi- cant bits enable In- terrupt Operation.	0x00	IN
RESPONSE1	0x10	IN	Contains the read- back value from a param query or a param set com- mand.	0x00	IN/OUT
RESPONSE0	0x11	IN	The 5 th MSB of the counter is an error indicator, with the 4 LSBits indicating the error code when the MSB is set.	0xXXXX1111	IN/OUT
IRQ_STATUS	0x12	IN	The six least signifi- cant bits show the interrupt status.	0x00	IN/OUT
HOSTOUT0	0x13	IN	Captured Sensor	0x00	IN/OUT
to	to		Data.	0,000	
HOSTOUT25	0x2C				

5.4.1 PART_ID

I2C Address = 0x00;

Contains Part ID, e.g., 0x33 for Si1133.

5.4.2 HW_ID

I2C Address = 0x01;

Contains the Hardware information.

BITS4:0 = Implementation Code

BITS7:5 = Silicon HW rev (Steps with silicon mask change)

Part Number	Features	BITS4:0 code
Si1133-AA00	UV and ALS Sensor	0x03

5.4.3 REV_ID

I2C Address = 0x02;

Contains the product revision, in a 0xMN format where "M" is the major rev and "N" the minor rev.

5.4.4 INFO0

I2C Address = 3;

Contains 0 after a hard reset or a RESET Command.

5.4.5 INFO1

I2C Address = 4;

Contains 0 after a hard reset or a RESET Command.

5.4.6 HOSTIN0

Name					I2C Address					
HOSTINO					0x0A					
Bit	7	6	5	4	4 3 2 1 0					
Name	HOSTINO									
Туре	R/W									
Reset					0					

Bit	Name	Function
7:0	HOSTIN0	This Register is the Input to the Sensor and Output of the Host.

Contain 0 after a hard reset or a RESET Command.

5.4.7 COMMAND

I2C Address = 0x0B;

Contains 0 after a hard reset or a RESET Command.

5.4.8 IRQENABLE

I2C Address = 0x0F;

Contains 0 after a hard reset or a RESET Command.

5.4.9 RESPONSE1

I2C Address = 0x10;

Bit	7	6	5	4	3	2	1	0		
Name		RESPONSE1[7:0]								
Туре		R								
Reset	0	0	0	0	0	0	0	0		
Bit Name			Name Function							
7:0		RESPONSE1[7		The sensor mirrors the data byte written to the parameter table here for the user verify the write was successful.						
A parameter read commar						the byte read b	eing available h	nere for the		

host.

5.4.10 RESPONSE0

I2C Address = 0x11;

Bit	7	6	5	4	3	2	1	0
Name	RUNNING	SUSPEND	SLEEP	CMD_ERR	CMD_CTR[4:0]			
Туре	R	R	R	R	R	R	R	R
Reset	N/A	N/A	N/A	0	1	1	1	1

Bit	Name			Function		
7	RUNNING	Indicator of MCU state.				
6	SUSPEND	Indicator of MCU state.				
5	SLEEP	Indicator of MCU state.				
4	CMD_ERR	It is cleared by a hardware reset (power up) or a RESET command or a RESET_CMD_CTR.				
		It is set by a bad commar	id. E.g., an attem	pt to write beyond the parameter table.		
		If it is set, the CMMND_C	TR field is the err	or code.		
3:0	CMMND_CTR	IF CMD_ERR = 0	A counter that increments on every GOOD command (successful I ² C Command Register write and sensor execution of the command). It is reset to 0 by the RESET_CMD_CTR command. It is set to 0b1111 on Power Up or a RESET command. This is how a user can detect a fresh SW reset or a power up event.			
		IF CMD_ERR = 1	Code	Meaning		
			0x10	Invalid command.		
			0x11	Parameter access to an invalid location.		
		0x12 Saturation of the ADC or overflow of accumulat				
			0x13	Output buffer overflow—this can happen when Burst mode is enabled and configured for greater than 26 bytes of output.		

The RESPONSE0 register will show "RUNNING" immediately after reset and then "SLEEP" after initialization is complete.

5.4.11 IRQ_STATUS

I2C Address = 0x12;

Bit	7	6	5	4	3	2	1	0
Name	-	_	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
Туре	RS	VD	CR	CR	CR	CR	CR	CR
Reset			0	0	0	0	0	0

Bit	Name	Function			
7:6	UNUSED	Unused. Read = 00b; Write = Don't Care.			
5	IRQ5	Enables an IRQ for channel 5 result being ready.			
4	IRQ4	Enables an IRQ for channel 4 result being ready.			
3	IRQ3	Enables an IRQ for channel 3 result being ready.			
2	IRQ2	Enables an IRQ for channel 2 result being ready.			
1	IRQ1	Enables an IRQ for channel 1 result being ready			
0	IRQ0	Enables an IRQ for channel 0 result being ready.			

5.4.12 HOSTOUTx

This section covers the twenty-six I2C Host Output Registers. These registers are the output of the sensor and input to the host.

		Name			I2C Address				
	HOSTOUT0					0x13			
		to			to				
	HOSTOUT25					0x2C			
Bit	7	6	5	4	3	2	1	0	
Name			1	HOST	ſOUTx				
Туре		R							
Reset	0	0	0	0	0	0	0	0	

Bit	Name	Function
7:0	HOSTOUTx	These registers are the output of the MCU and input to the host. The results of the CHAN_LIST enabled "active channel" readings are located sequentially in this table. Each channel may use 2 or 3 bytes depending on the setup. The validity of the various channel outputs located in this table is determined by other factors. Da- ta is valid when an IRQ status says that it is and remains valid until another reading happens. This is why it is imperative to service the interrupt before the next measurement cycle begins (Au- tonomous Mode), unless forced mode is used.

6. Measurement: Principle of Operation

Operation is based on the concept of channels. Channels are essentially tasks that have been setup by the user.

To setup these channels, the channel specific areas of the parameter table need to be loaded with the correct information as well as the global area of this table.

The channels' specific areas are described below, including:

- ADC gain
- The photodiode selected
- The counter selected to time
- How often to make a measurement
- The format of the output (16 vs. 24 bits)
- And other areas

The global area includes global information that affect all tasks, such as:

- The list of channels that are enabled.
- The setup of the two counters that can be used by the channels.
- The three light thresholds that can be selected from by the channels.

The list of channels, CHAN_LIST, in the global area determines what operations are run and how the results are packed in the output fields.

The packing of the result data in the output fields is totally determined by the enabled channels as they are packed sequentially from the lowest enabled channel to the highest in the output field (I2C space- HOSTOUT0 to HOSTOUT25). The amount of space used by each channel is determined by the 16 vs. 24 bit selection made in the channel setup.

Although space in the output buffer is reserved by the CHAN_LIST, the data validity is determined by the IRQ_STATUS register in Autonomous Mode and by elapsed time in Forced Mode. In Burst Mode, a subset of Autonomous Mode, all the expected data is valid.

6.1 Output Field Utilization

In all modes, the CHAN_LIST configuration determines how the data is stacked in the 26 byte output field. It is done on a first-come first-served basis, with the enabled lower channels taking up the lower addresses. When burst is enabled, the channel arrangement is just repeated to higher and higher addresses. See the example below.

-	lobal Secti arameter 1	Channel Specific Section of Parameter Table							
	CHAN_LI	Output mode							
0	Bit O	Chan O	16						
1	Bit 1	Chan 1	24						
0	Bit 2	Chan 2	16						
1	Bit 3	Chan 3	16						
1	Bit 4	Chan 4	24						
1	Bit 5	Chan 5	16						
Х	Bit 6	Х	Х						
Х	Bit 7	Х	Х						

12C Register	12C Addresss	Content
HOSTOUTO	13	Channel 1 Result: Most Signoficant Byte
HOSTOUT1	14	Channel 1 Result: Middle Signoficant Byte
HOSTOUT2	15	Channel 1 Result Least Signoficant Byte
HOSTOUT3	16	Channel 3 Result: Most Signoficant Byte
HOSTOUT4	17	Channel 3 Result Least Signoficant Byte
HOSTOUT5	13	Channel 4 Result: Most Signoficant Byte
HOSTOUT8	14	Channel 4 Result: Middle Signoficant Byte
HOSTOUT7	1A	Channel 4 Result Least Signoficant Byte
HOSTOUT8	1B	Channel 5 Result: Most Signoficant Byte
HOSTOUT9	1C	Channel 5 Result Least Signoficant Byte
HOSTOUT10	1D	Unus ed
HOSTOUT11	1E	Unus ed
HOSTOUT12	1F	Unus ed
HOSTOUT13	20	Unus ed
HOSTOUT14	21	Unus ed
HOSTOUT15	22	Unus ed
HOSTOUT18	23	Unus ed
HOSTOUT17	24	Unus ed
HOSTOUT18	25	Unus ed
HOSTOUT19	26	Unus ed
HOSTOUT20	27	Unus ed
HOSTOUT21	28	Unus ed
HOSTOUT22	29	Unus ed
HOSTOUT23	2A	Unus ed
HOSTOUT24	2B	Unus ed
HOSTOUT25	20	Unus ed

Packing of of these four channels in the output table is determined by the four enabled channels in the CHANNEL list above. This is independent of the IRQ_ENABLE and IRQ_STATUS

١

¥

Figure 6.1. Output Table Data Packing

6.2 Autonomous and Forced Modes

In Autonomous Mode, the user uses the timer fields in both the global and channels specific areas in order to set up the timing for repeated measurements. The user then sends the command to start these autonomous measurements repeatedly. When each channel's timer is tripped, the measurement for that channel is started. When the channel measurement completes, it is signaled by the IRQ_STATUS bits and by an interrupt (if the interrupt is enabled). After that signal, the sensor restarts the channel timer and waits for it to trip and signal the next measurement. The host must read the data before the next reading is generated, or risk losing the reading or getting garbage data to sample smearing (reading data in the midst of it changing).

In Forced Mode, all measurements enabled in the CHAN_LIST start as a result of a FORCE command and are only done once. If there are multiple channels enabled, then the measurements are done back-to-back starting with the lower number channel. The completion signaling is the same as for autonomous, the IRQ_STATUS and interrupt if it is enabled. The logical difference is that all the enabled channels are always shown as simultaneously ready in the IRQ_STATUS, whereas in Autonomous Mode this is not true. FORCE command only works on measurements which do not have a measurement counter selected in MEASCONFIGx.

-	ilobal S arame				Channel Specific Section of Parameter Table	Section of		I2C SPAC	E	
	CHA	N_US	5Т	Output mode			IF	RQ_STAT		
							Value	Bit	Meaning	
0	Bit	0	Cha	an O	16		0	Bit O	Chan 0	
1	Bit	1	Cha	an 1	24		0	Bit 1	Chan 1	
0	Bit	2	Cha	an 2	16		0	Bit 2	Chan 2	
1	Bit	3	Cha	an 3	16		1	Bit 3	Chan 3	
1	Bit	4	Cha	an 4	24		0	Bit 4	Chan 4	1
1	Bit	5	Cha	an 5	16		1	Bit 5	Chan 5	
Х	Bit	6		Х	X		X	Bit 6	Х	
Х	Bit	7		Х	X		X	Bit 7	X	
										i !
			C							! !
12C F	ægister		10566		Content					i i
HOS	тоито	1	3	đ	annel 1 Result: Most Sig	nofical	nt By te			i !
HOS	TOUT1	1	4	Cha	nnel 1 Result: Middle Sig	nofica	nt Byte			- ! ¦
HOS	TOUT2	1	5	Cha	annel 1 Result: Least Signoficant Byte					l i
HOS	тоитз	1	6	On Ch	annel 3 Result: Most Sig	nofical	nt By te	_		i !
HOS	TOUT4	1	7	Cha	annel 3 Result: Least Sig	nofica	nt Byte	←		
HOS	TOUT5	1	3	On	annel 4 Result: Most Sig	nofical	nt By te			
HOS	TOUT6	1	4	Cha	nnel 4 Result: Middle Sig	nofica	nt Byte			i
HOS	TOUT7	1	Α	Cha	annel 4 Result: Least Sig	nofica	nt Byte			1
HOS	TOUT8	1	в	đ	annel 5 Result: Most Sig	nofical	nt By te			
HOS	тоитя	1	С	Cha	annel 5 Result: Least Sig	nofica	nt Byte	4		
HOST	TOUT10	1	D		Unused					
HOST	TOUT11	1	E		Unused				IRQ_STATL	
HOST	TOUT12	1	F		Unused			poss		are updated
HOST	TOUT13	2	0		Unused				new inform	
HOST	TOUT14	2	1		Unused			 other fields should be considered invalid and 		
HOST	TOUT15	2	2		Unused			possibly containing wrong		
HOST	TOUT16	2	3		Unused			trans	sitory inforr	nation.
HOST	TOUT17	2	4		Unused				is despite f	
HOST	TOUT18	2	5		Unused				rved space ut table for	
HOST	TOUT19	2	6		Unused			read	ings that ha	
HOST	TOUT20	2	7		Unused			happ	ened.	
HOST	TOUT21	2	8		Unused					
HOST	TOUT22	2	9		Unused					
HOST	TOUT23	2	Α		Unused					
HOST	TOUT24	2	в		Unused					
HOST	TOUT25	2	c		Unused					

Figure 6.2. IRQ_STATUS Shows Which Output Fields Have Valid Data

6.3 Burst Mode

Burst Mode is always used in Autonomous Mode.

The Burst Mode is enabled by the BURST register's bit 7. The burst register is in the global area of the parameter table. Bits 6:0 of the register define the number of readings to be made.

All channels set up in the CHAN_LIST operate in this mode and they operate in unison governed by the MEASRATE register in the parameter table. The individual channel MEASCONFIGx.COUNTER_INDEX [1:0] value is ignored.

The burst is started by the START command and may be paused by the PAUSE command. All measurements enabled in the CHAN_LIST are done as a quick set then repeated after the delay determined by the MEASRATE register. The number of repeats are set by the BURST register.

The measurements called for by the enabled channels are done without an intervening delay, starting with the lower number channel and ending with the highest channel number.

The burst will proceed until it is complete or until the output buffer is full, after which an interrupt may be generated if enabled and the IRQ_STATUS bit(s) associated with all the channels in the CHAN_LIST will be set. The user has the time period until the next set of reads are finished to read back the data in the output field.

The output data will be stacked in the 26 bytes output data field and will be sequential. For example, if the CHAN_LIST enables channels X, Y, and Z, then the data will be found in the output buffer as multiple sets: X1, Y1, Z1, X2, Y2, Z2... The fields X, Y, and Z are packed efficiently and are not necessarily the same length since they can be a mix of 16 and 24 bit values.

	I2C SPACE							
IRQ_ST/	IRQ_STATUS When Done							
Value	Value Bit Meaning							
0	Bit 0	Chan 0						
1	Bit 1	Chan 1						
0	Bit 2	Chan 2						
1	Bit 3	Chan 3						
1	Bit 4	Chan 4						
1	Bit 5	Chan 5						
х	Bit 6	Х						
X	Bit 7	Х						

-	lobal Secti arameter 1	Channel Specific Section of Parameter Table	
CHAN_LIST			Outputmode
0	Bit 0	Chan 0	16
1	Bit 1	Chan 1	24
0	Bit 2	Chan 2	16
1	Bit 3	Chan 3	16
1	Bit 4	Chan 4	24
1	Bit 5	Chan 5	16
Х	Bit 6	Х	X
X	Bit 7	х	Х
		×	

١ ١

Since The CHAN_LIST shows 4 active channels we see two sets of readings stacked one after another.

	2C Register	2C Addresss	Content	
/	HOSTOUT 0	13	Channel 1 Result Most Signoficant Byte	\backslash
[HOSTOUT1	14	Channel 1 Result: Middle Sign oficant Byte	
	HOSTOUT2	15	Channel 1 Result: Least Signoficant Byte	
	HOSTOUT3	16	Channel 3 Result Most Signoficant Byte	
Reading	HOSTOUT 4	17	Channel 3 Result: Least Signoficant Byte	
Set 1	HOSTOUT5	13	Channel 4 Result Most Signoficant Byte	
	HOSTOUT6	14	Channel 4 Result: Middle Sign oficant Byte	
	HOSTOUT7	1A	Channel 4 Result: Least Signoficant Byte	
	HOSTOUT8	1B	Channel 5 Result Most Signoficant Byte	
	HOSTOUT9	1C	Channel 5 Result: Least Signoficant Byte	
/	HOSTOUT10	1D	Channel 1 Result Most Signoficant Byte	
	HOSTOUT11	1E	Channel 1 Result: Middle Sign oficant Byte	
	HOSTOUT12	1F	Channel 1 Result: Least Signoficant Byte	
	HOSTOUT13	20	Channel 3 Result Most Signoficant Byte	
Reading Set 1	HOSTOUT14	21	Channel 3 Result: Least Signoficant Byte	
	HOSTOUT15	22	Channel 4 Result Most Signoficant Byte	
	HOSTOUT18	23	Channel 4 Result: Middle Sign oficant Byte	
	HOSTOUT17	24	Channel 4 Result: Least Signoficant Byte	
	HOSTOUT18	25	Channel 5 Result Most Signoficant Byte	
	HOSTOUT19	26	Channel 5 Result: Least Signoficant Byte	1
	HOSTOUT20	27	Unused	
	HOSTOUT21	28	Unused	
	HOSTOUT22	29	Unused	
	HOSTOUT23	2A	Unused	
	HOSTOUT24	2B	Unused	
	HOSTOUT25	2C	Unused	

In burst mode the I2C **HOSTOUT** locations are updated simultaneously when the burst is done. Only then will the IRQ_STATUS field be updates and an int generated (if the correct IRQ_ENABLE bit(s) is set).

Figure 6.3. Burst Mode Example of Two Sets of Readings