# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## Si3404 Data Sheet

## Fully-Integrated IEEE 802.3 Type 1-Compliant POE PD Interface and High-Efficiency Switching Regulator with Compact Footprint

The Si3404 integrates the power management and control functions required in a Power-over-Ethernet (PoE) powered device (PD) application. These devices convert the high voltage supplied over the 10/100/1000BASE-T Ethernet connection to a regulated, low-voltage output supply. The optimized architecture of this device minimizes the solution footprint and external BOM cost and enables the use of low-cost external components while maintaining high performance. The Si3404 integrates a transient surge suppressor. The switching power FET and associated functions are also integrated. The integrated, current mode controlled switching regulator supports isolated or nonisolated flyback and buck converter topologies. The switching frequency for the regulator is tunable with a simple external resistor value to help avoid unwanted harmonics for better emissions control.

This device fully supports the IEEE 802.3at specification for Type 1, single-event classification. Standard external resistors provide the proper IEEE 802.3 signatures for the detection function and programming of the classification mode, and internal startup circuits ensure well-controlled soft-start initial operation of both the hotswap switch and the voltage regulator.

The Si3404 is available in a low-profile, 20-pin, 4 x 4 mm QFN package.

## KEY FEATURES

- Type 1 (PoE) power
- IEEE 802.3at Type 1 compliance
- Current mode dc-dc converter
- Tunable switching frequency
- Transformer bias winding support
- Auxiliary adapter capability
- Integrated hotswap FET and switching FET
- 120 V Absolute Max voltage performance
- Extended -40 to +85 °C temperature
- Compact ROHS-compliant 4 mm x 4 mm QFN Package

#### APPLICATIONS

- Voice over IP telephones
- · Wireless access points
- · Security and surveillance IP cameras
- · Point-of-sale terminals
- · Internet appliances
- Network devices

## 1. Ordering Guide

## Table 1.1. Si3404 Ordering Guide

Ordering Part Number	Package	Temperature Range (Ambient)	Applications
Si3404-A-GM	4 x 4 mm 20-QFN Pb-free, RoHS-compliant	–40 to 85 °C Extended	All Purposes


## **Table of Contents**


1.	Ordering Guide	•	. 2
2.	System Overview		. 4
	2.1 Block Diagram		. 4
	2.2 Power over Ethernet (PoE) Line-Side Interface		
	2.2.1 Surge Protection		
	2.2.2 Telephony Protection		
	2.3 Hotswap Switch		. 5
	2.4 HSSW State Machine		. 6
	2.5 DC-DC Converter		
	2.6 Tunable Oscillator		. 8
	2.7 Regulators		. 8
	2.8 External Wall Adapter Support		. 8
3.	Application Examples	•	. 9
4.	Electrical Specifications		11
5.	Pin Descriptions		15
	5.1 Detailed Pin Descriptions		.16
6.	Packaging		19
	6.1 Package Outline: Si3404		.19
	6.2 Land Pattern: Si3404		.21
7.	Si3404 Top Marking		23
8.	Revision History		24

## 2. System Overview

The following Block Diagrams will give the designer a sense for the internal arrangement of functional blocks, plus their relationships to external pins. The Block Diagrams are followed by a description of the features of these integrated circuits.

## 2.1 Block Diagram





#### 2.2 Power over Ethernet (PoE) Line-Side Interface

The PoE line interface consists of external diode bridges, internal surge protection, and protocol interface support for detection and classification.

The chip features active protection against surge transients and accidentally applied telephony voltages.

#### 2.2.1 Surge Protection

The surge protection circuit is activated if the VPOS-VNEG voltage exceeds V<sub>PROT</sub> and the hotswap switch is off (dc-dc is not powered). If the hotswap switch is on, the surge power is sunk in the dc-dc's input capacitance.

The internal surge protection can be overridden with an external TVS if higher than specified surge conditions need be tolerated. The external surge device must be connected in parallel to the internal one; therefore, the designer must ensure that the external surge protection will activate prior to the internal surge protection.

#### 2.2.2 Telephony Protection

The Si3404 provides protection against telephony ringing voltage. The telephony ringing is much longer than the surge pulse but it has less energy, therefore, the Si3404 has a switch parallel with the supply (between VPOS and VNEG). When the protection circuit is activated, it turns ON the protection switch; the ringing energy then dissipates on this switch and ringing generator resistance (> 400  $\Omega$ ).

#### 2.2.3 Detection and Classification

When the Si3404 is connected via Ethernet cable to a PSE-enabled Ethernet switch, it has to provide a characteristic resistance ( $\sim$ 25 k $\Omega$ ) to the PSE in a given voltage range (2.7–10.1 V). This is called detection. After the PSE detects the PD, the PSE increases the voltage above the classification threshold 14.5 V. Then, the PD provides the classification current to inform the PSE about its required power class (Class 1, 2, 3, or 4). Type 1 PSEs cannot provide enough power for a Class 4 PD. Type 2 PSEs have additional voltage steps before switching on the PD. After an initial classification voltage pulse, the Type 2 PSE reduces the voltage below the mark threshold level (10 V) then raises it up again to the Class event range. Last, before switching ON the dc-dc, it reduces the voltage again.

The Si3404 is a Type 1 PD. The following figure represents the typical turning ON procedure of the PD, which includes detection, classification and PD turn ON.




Figure 2.2. Powered Device Voltages

#### 2.3 Hotswap Switch

The hotswap switch is a high voltage switch which separates the PoE inerface from the dc-dc converter domain. The internal hotswap switch (HSSW) is turned on (conducting) when the PoE interface voltage goes above  $V_{UVLO_R}$ . It provides limited inrush current until the dc-dc side capacitor is charged. The hotswap switch turns off (open) if voltage on the HSSW switch is greater than  $V_{HSSW OFF}$ .

In overload, the hotswap switch goes into current-limiting mode with a current limit of  $I_{OVL}$ . It will turn back ON after  $T_{WAITHSSW}$  elapses and the dc-dc input capacitor is recharged, meaning the HSO-VNEG voltage is less than  $V_{HSSW}$  ON.

#### 2.4 HSSW State Machine

The HSSW operates as simple 4-state state machine:




Figure 2.3. Hotswap Switch 4-State Machine

## Transitions

- 1. UVLO released.
- 2. Input capacitor charged; PWM starts with Soft-Start protection.
- 3. Overcurrent detected; going to Overload state.
- 4. Overcurrent not present; going back to ON state.
- 5. Turning OFF the PD.

#### **OFF State**

HSSW turn-on is controlled by UVLO, the undervoltage lockout feature. When UVLO is engaged, the HSSW is OFF. In this state, the HSSW is in idle mode, VNEG and HSO pins are disconnected. In normal operation, a complete detect/classification procedure precedes the HSSW turn-on, and the control of this sequence is implemented in the state machine logic of the chip.

## **INRUSH State**

After the controller enables the HSSW, the block starts operation in the INRUSH state. In this state the switch itself is not directly turned on, but operating in a closed-loop current limit mode to avoid high current peaks during the charging of the input capacitor of the dc-dc converter.

If the V<sub>HSSW</sub> voltage drops below 380 mV (meaning the bypass cap is 99% charged), the HSSW will change state to ON.

#### **ON State**

In ON state, the HSSW switch is completely turned on. The HSSW circuit continuously monitors  $V_{HSSW}$ . HSSW will change to OVER-LOAD state if  $V_{HSSW}$  voltage increases over 3.5 V.

#### **OVERLOAD State**

In OVERLOAD state the HSSW operates in closed-loop low current limit mode. If the  $V_{HSSW}$  voltage drops below 380 mV again, and the HSSW has been in the OVERLOAD state for at least  $T_{WAITHSSW}$ , the HSSW will change back to the ON state.

## 2.5 DC-DC Converter

The dc-dc converter is current-controlled for easier compensation and more robust protection of circuit magnetics. The controller has the following features:

- · High- and low-side error amplifier (supports Buck and Flyback topologies).
- <1 Ω internal switching FET</li>
- Overcurrent detection
- Cycle skipping at low current and short circuit conditions




Figure 2.4. Si3404 DC-DC Converter Block Diagram

Feedback to the dc-dc converter can be provided in three ways:

- · High side, referenced to VPOS, connected to FBH pin (Buck converter)
- · Low side, referenced to VSS, connected to FBL pin (nonisolated Flyback)
- Directly to EROUT pin by a voltage to current converter (isolated Flyback)

The EROUT pin provides current output (if FBL or FBH is used) and voltage input. Also, the loop compensation impedance is connected to EROUT. The active voltage range is V<sub>EROUT</sub>, which is proportional to the converter peak current.

The converter startup is not configurable; soft start is accomplished by internal circuitry. Soft start time is T<sub>SOFTSTART</sub>. The intelligent soft start circuit dynamically adjusts the soft start time depending on the connected load.

## 2.5.1 Average Current Sensing, Overcurrent, Low-Current Detection, and Output Short Protection

The application average current is sensed by an external resistor ( $R_{SENSE}$ ) connected between VSS and ISNS. Overcurrent is detected and triggered when the voltage on the sense resistor exceeds  $V_{ISNS_OVC}$ . Sizing the resistor allows the designer to set the overcurrent limit according to application needs. When overcurrent is triggered, the dc-dc controller goes into reset until the overcurrent resolves. When the overcurrent is no longer present, the controller starts up again with softstart.

The Si3404 integrates an output short protection. If the output is shorted for more than 1 ms, the controller will detect a high EROUT signal for more than 1 ms, which will reset the dc-dc controller. A new startup cycle with soft-start turn ON will follow.

## 2.6 Tunable Oscillator

The dc-dc frequency can be fixed to 250 kHz or tunable by an external resistor.

The tuning resistor must be connected between the  $R_{FREQ}$  pin and VPOS. If  $R_{FREQ}$  is shorted to VPOS, the fixed frequency oscillator will provide the clock,  $F_{OSCINT}$ , to the dc-dc converter; otherwise, the resistor will determine the frequency as shown in the curve below.




Figure 2.5. RFREQ Frequency Selector Diagram

## 2.7 Regulators

The chip provides a 5 V output to power LEDs or optocouplers. This is a closed-loop regulator, which ensures accurate output voltage. The 5 V regulator is supplied by an internal 11 V open loop regulator. The 11 V regulator is supplied by a coarse regulator, which is also open-loop. With the Si3404, the VT15 pin can be used to supply this regulator from an optional auxiliary transformer bias winding. The advantage of doing so is additional power saving. The application must be designed to ensure that the absolute maximum rating voltage for the VT15 pin is not exceeded.

#### 2.8 External Wall Adapter Support

The Si3404 allows the use of a range of external wall adapters as a primary or secondary supply. For details on adapter connection, please refer to "AN1130: Using the Si3406/Si34061/Si34062 PoE+ and Si3404 PoE PD Controller In Isolated and Non-Isolated Designs".

## 3. Application Examples

The following diagrams demonstrate the ease of use and straightforward BOM of the Si3404 Powered Device IC. Detailed reference designs are available in Evaluation KIT User Guides. Also refer to "AN1130: Using the Si3406/Si34061/Si34062 PoE+ and Si3404 PoE PD Controller In Isolated and Non-Isolated Designs".





Figure 3.1. Si3404 Non-ISO Flyback Application Diagram








Figure 3.3. Si3404 Buck Application Diagram

## 4. Electrical Specifications

Туре	Description	Min	Мах	Units
	VNEG-VSS, VPOS- VNEG, HSO <sup>2</sup> , RDET <sup>3</sup>	-0.7	100	V
	SWO-VSS	-0.7	120	V
Voltage	ISNS	-1	1	V
vollage	Low Voltage pins: FBH <sup>3</sup> , EROUT, FBL, RCL <sup>2</sup> , RFREQ <sup>3</sup>	-0.7	6	V
	Mid Voltage pins: VT15	-0.7	18	V
Peak Current	ak Current VPOS <sup>4</sup>		5	A
Tomporaturo	Storage Temperature	-65	150	°C
Temperature	Ambient Operating Temperature	-40	85	

## Table 4.1. Absolute Maximum Ratings<sup>1</sup>

#### Note:

1. Unless otherwise noted, all voltages referenced to VSS. Permanent device damage may occur if the maximum ratings are exceeded. Functional operation should be restricted to those conditions specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may adversely affect device reliability.

- 2. Voltage referenced to VNEG.
- 3. Voltage referenced to VPOS.

4. Si340x provides internal protection from certain transient surge voltages on these pins. For more information, refer to "AN1130: Using the Si3406/Si34061/Si34062 PoE+ and Si3404 PoE PD Controller in Isolated and Non-Isolated Designs".

Symbol	Parameter (Condition)	Min	Тур	Мах	Unit
V <sub>PORT</sub>	VPORT = VPOS – VNEG	1.5	_	57	V
V <sub>HV_OP</sub>	VNEG-VSS, VNEG-HSO, VPOS- VSS	1.5	_	57	V
V <sub>LV_OP</sub>	VPOS referred low voltage pins: RFREQ, RDET, FBH	-5.5	_	0	V
V <sub>LV_OP</sub>	VSS referred low voltage pins: VDD, FBL, EROUT	0	_	5.5	V
V <sub>ISNS_OP</sub>	VSS referred current sensing pin: ISNS	sing pin:0.5 0.5		V	
V <sub>LV_OP</sub>	VNEG referred low voltage pins: RCL	0	_	5.5	V
V <sub>MV_VT15</sub>	VSS referred medium voltage pin VT15 <sup>1</sup>	12	14.5	16.5	V
I <sub>AVG</sub>	Allowable continuous current on VPOS, SWO, VSS, HSO, VNEG	_	_	600	mA
I <sub>MAX</sub>	Max current on HSO, VNEG, VPOS Max 75 ms 5% Duty Cycle	_	_	683	mA

## Table 4.2. Recommended Operating Conditions

1. V<sub>MV\_VT15</sub> is relevant for Si3404 only when an external auxiliary bias winding from the primary side of the transformer is being used to improve power conversion efficiency. This can be left undriven, in which case an internal regulator will be used.

Symbol Parameter (Condition)		Min	Тур	Max	Unit
PoE PROTOCOL	-				
Detection					
	Signature Range (at V <sub>PORT</sub> )	1.5	_	10.1	V
V <sub>DET</sub>	Signature Resistance (at V <sub>PORT</sub> )	23.75	_	26.25	kΩ
Classification					
V <sub>RESET</sub>	Classification Reset (at V <sub>PORT</sub> )	0	_	2.81	V
	Classification Voltage ON (at V <sub>PORT</sub> )	_	_	14.5	V
V <sub>CLASS</sub>	Classification Voltage OFF (at V <sub>PORT</sub> )	20.5	_		V
	Class 0 (R <sub>CLASS</sub> > 681 Ω)	0	_	4	mA
1	Class 1 (R <sub>CLASS</sub> = 140 Ω @ 1%)	9	_	12	mA
I <sub>PortCLASS</sub>	Class 2 (R <sub>CLASS</sub> = 75 Ω @ 1%)	17	_	20	mA
	Class 3 (R <sub>CLASS</sub> = 48.7 Ω @ 1%)	26	_	30	mA
Power On and U	IVLO		1		1
V <sub>UVLO_R</sub>	Hotswap closed and converter on	34	37	40	V
V <sub>UVLO_F</sub>	Hotswap open and converter off	30	32	34	V
V <sub>UVLO_HYST</sub>		3.5	4.5	6	V
Thermal Charac	teristics				
T <sub>shd</sub>	Thermal shutdown	_	160	_	°C
T <sub>HYST</sub>	Thermal shutdown hysteresis	_	20	_	°C
On-Chip Transie	ent Voltage Suppression/Protection		1		
V <sub>PROT</sub> TVS protection activation voltage (VPOS-VNEG)		100	_		V
Hotswap Switch					
l <sub>inrush</sub>	Inrush current	100	170	200	mA
IMAXHSSW	Maximum continuous operating cur- rent	_	_	600	mA
V <sub>HSSW_ON</sub>	Switch ON voltage	_	380	_	mV
V <sub>HSSW_OFF</sub>	Switch OFF voltage, HSSW goes to overload cycle		3.5		V
I <sub>OVL</sub>	Switch current limit in OVERLOAD State	_	10.5	_	mA
T <sub>WAITHSSW</sub>	Wait time in OVERLOAD	80	96	116	ms
R <sub>ONHSSW</sub> Internal hotswap drain-source resist- ance while ON		0.65	1.5	2.9	Ω

## Table 4.3. Electrical Characteristics

Symbol	Parameter (Condition)	Min	Тур	Мах	Unit
I <sub>SWOPEAK</sub>	Peak current limit of internal FET (SWO pin)	2.1	_	2.7	A
FOSCINT	Using internal Oscillator	215	250	290	kHz
F	Using external Oscillator, RFREQ = 215 kΩ	75	95	115	kHz
F <sub>OSCEXT</sub>	Using external Oscillator, RFREQ = 39 kΩ	420	470	520	kHz
DUC	Output duty cycle of PWM	_	_	75	%
V <sub>FBREF</sub>	FBH (referenced to VPOS) and FBL (referenced to VSS) reference volt- age	1.28	1.32	1.36	v
V <sub>EROUT</sub>	Operating voltage range of error in- put	1	_	4	V
T <sub>HICCUP</sub>	Output short protection if EROUT is max	—	1	_	ms
V <sub>ISNS_OVC</sub>	SNS_OVC Overcurrent limit voltage on ISNS (ref. to VSS)		-270	-255	mV
T <sub>SOFTSTART</sub>	Startup time <sup>1</sup>	_	15	_	ms
R <sub>ONDCDC</sub>	Internal dc-dc switching FET drain- source resistance while ON	_	0.9	1.2	Ω
Regulators					
VT15	Override internal regulator with transformer winding	12.5	_	16.5	V
VDD	5 V regulated output	4.9	5.2	5.5	V
VDD <sub>ILIM</sub>	dc current limit of VDD	9.7	11.2		mA
C <sub>REG</sub>	Filter capacitor on VDD	82	100	220	nF
Power Dissipatio	on .		1		
P <sub>INTMAX</sub>	dc-dc max power internal FET	_	0.5	0.9	W
I <sub>PortOP</sub>	Operating current (V <sub>PORT</sub> 57 V; 250 kHz)		3	5	mA
Package Therma	I Characteristics				
$\theta_{JA-EFF}$	QFN20 <sup>2</sup>	_	46.8		C°/W
Note: 1. Depends on 6 2. Assumes 4-L	output load. ayer PCB with adequate layout.		1	1	1

## 5. Pin Descriptions




Figure 5.1. Si3404 Pinout

Si3404 Pins	Name	Ref	Dir.	Vrange	Description
1	ISNS	VSS	I	-0.5 to 0	Chip current sense resistor input
2	FBH	VPOS	I	0–5.5	High side (VPOS referred) dc-dc feedback (Buck convert- er)
3	EROUT	VSS	IO	0–5.5	Error amplifier current output, compensation impedance input
4	FBL	VSS	I	0–5.5	Low side (VSS referenced) dc-dc feedback (Flyback converter)
5	VDD	VSS	0	0–5.5	5 V regulator output
6	RDET	VPOS	IO	0–100	Detection resistor
8	HSO	VNEG	IO	0–100	Hotswap switch output
9	RCL	VNEG	IO	0–5.5	Classification resistor
10	RFREQ	VPOS	IO	0–5.5	Oscillator frequency tuning resistor, tie to VPOS to select default frequency
13	VPOS	_	IO	0–100	Rectified high-voltage supply positive rail
16	VT15	VSS	I	0–16.5	dc-dc transformer auxiliary winding input
18	SWO	VSS	0	0–120	Internal dc-dc switch output (NMOS drain)
19	VSS		IO	0	dc-dc converter primary ground
ePad	VNEG	_	IO	0	Rectified high voltage supply ground
7, 11, 12, 14, 15, 17, 20	NC		_	_	Connect to VNEG for better thermal performance

## 5.1 Detailed Pin Descriptions

Pin Name	Detailed Description	Circuit Detail
ISNS	Average current sense resistor input. The resistor value will set the maxi- mum allowed current for the application. The overcurrent threshold voltage V <sub>ISNS_OVC</sub> . Note that this pin voltage goes below VSS.	VSS VSS VSS VSS ISNS
FBH	High side dc-dc feedback input. Need to be tied to VPOS when not used. See VFBREF.	VPOS X FBH FBH
EROUT	dc-dc converter error output; current out, voltage sense. Loop compensat- ing impedance should be connected here. I <sub>EROUT</sub> = (V <sub>FBH</sub> – V <sub>FBREF</sub> ) x 50 μA or I <sub>EROUT</sub> = (V <sub>FBL</sub> – V <sub>FBREF</sub> ) x 50 μA	VDD A EROUT A VSS X VSS
FBL	Low side dc-dc feedback input. Need to be tied to VSS when not used. See $V_{\mbox{FBREF}}$	VDD
VDD	Regulated 5 V relative to VSS. There is no foldback characteristic, reaching $VDD_{ILIM}$ the output voltage decreases. The regulator needs $C_{REG}$ external capacitance.	

Table 5.2.	Circuit Equivalent	and Description	of Die Pads
------------	--------------------	-----------------	-------------

Pin Name	Detailed Description	Circuit Detail
RCL	Classification resistor input. For class 0 this pin can be left floating. Pin is active only at time of classification.	RCL VNEG REXT
RFREQ	Used for adjusting the oscillator frequency. The frequency is inversely proportional to the value of the connected resis- tor.	VPOS
VPOS, VNEG	Main chip input power. Note that VNEG (the ePad on the bottom of the chip) also provides thermal relief.	VPOS X VNEG
HSO	Hotswap Switch Output. The switch shorts the VNEG and HSO pins, and in- cludes several other functions. See hotswap switch section for details.	HSO 120V VNEG
RDET	The user has to tie the RDET resistor between this pin and VPOS. During detection, a high voltage switch pulls down RDET to VNEG. After detection, the reference block uses RDET as absolute chip current reference, forcing –750 mV relative to VPOS, creating 30 µA for the internal blocks.	VPOS 120V RDET 120V VROS RDET RDET RDET VNEG

Pin Name	Detailed Description	Circuit Detail
VT15	VT15 is input for an optional 15 V supply generated by an auxiliary trans- former bias winding. If the bias winding voltage is lower than VT15_MIN, the internal 15 V coarse regulator will provide the current for the 11 V regulator. V11 is not available on the Si3404 but is included to show internal connec- tions.	↓ VPOS ↓ VT15 ↓ CV ↓ VT15 ↓ VT15 ↓ V11 ↓ CV ↓ V11 ↓ CV ↓ VSS
SWO	dc-dc converter switching transistor drain output, Vmax = 120 V.	swo Swo Vss Vss
VSS	dc-dc converter ground.	VPOS 120V ESD CLAMP VSS

## 6. Packaging

## 6.1 Package Outline: Si3404

The figure below illustrates the package details for the Si3404. The table lists the values for the dimensions shown in the illustration.




Figure 6.1. 20-Pin, QFN Package

Dimension	Min	Nom	Мах
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	4.00 BSC.		
D2	2.55	2.60	2.65
е	0.50 BSC.		
E	4.00 BSC.		
E2	2.50	2.60	2.70
L	0.30	0.40	0.50
ааа	_	_	0.10
bbb	_	_	0.10
ccc	_	_	0.08
ddd	_	_	0.10
eee		_	0.10

## Table 6.1. Package Diagram Dimensions

## Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VGGD-8.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

## 6.2 Land Pattern: Si3404

The figure below illustrates the land pattern details for the Si3404. The table lists the values for the dimensions shown in the illustration.




Figure 6.2. 20-Pin, QFN Land Pattern

## Table 6.2. Land Pattern Dimensions

Dimension	Min	Мах
C1	3.90	4.00
C2	3.90	4.00
E	0.50 BSC	
X1	0.20	0.30
X2	2.55	2.65
Y1	0.65	0.75
Y2	2.55	2.65

Note:

## General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This land pattern design is based on the IPC-7351 guidelines.

## Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 mm minimum, all the way around the pad.

## **Stencil Design**

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. A 2x2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.

## Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.

2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 7. Si3404 Top Marking




Figure 7.1. Si3404 Top Marking

## Table 7.1. Si3404 Top Marking Explanation

Mark Method:	Laser	
Pin 1 Mark:	Circle = 0.50 mm Diameter (Lower-Left Corner)	
Font Size:	0.6 Point (24 mils)	
Line 1 Mark Format:	Device Part Number	Si3404
Line 2 Mark Format:	ТТТТТТ	Trace code from the Assembly Purchase Order form
Line 3 Mark Format:	YY = Year	Assembly Year
	WW = Work Week	Assembly Week

## 8. Revision History

### **Revision 1.0**

July, 2018

- Updated Figure 2.2 Powered Device Voltages on page 5.
  - Removed Type 2 signaling from diagram.
- Updated Figure 2.3 Hotswap Switch 4-State Machine on page 6.
  - Clearer state transition diagram and improved transition descriptions.
- Updated 2.5.1 Average Current Sensing, Overcurrent, Low-Current Detection, and Output Short Protection.
- Added information on output short protection.
- Updated Table 4.1 Absolute Maximum Ratings<sup>1</sup> on page 11.
  - · Added min and max current for VPOS.
  - · Added note about internal surge protection.
- Updated Table 4.2 Recommended Operating Conditions on page 12.
- Added VPOS to I<sub>AVG</sub> spec; changed I<sub>PEAK</sub> to I<sub>MAX</sub>, and removed SWO and VSS from specification.
- Updated Table 4.3 Electrical Characteristics on page 13.
  - Updated V<sub>DET</sub> spec to include low threshold and high threshold specs.
  - · Updated classification reset max voltage (VRESET) based on final characterization data.
  - · Updated classification voltage V<sub>CLASS</sub> based on final characterization data.
  - Added max and min V<sub>UVLO R</sub>, V<sub>UVLO F</sub>, and V<sub>UVLO HYST</sub> max and min voltages.
  - · Removed I<sub>OVL</sub> max and min current.
  - · Added min and max frequency to FOSCINT based on final characterization data.
  - · Removed "TBD" from DUC spec.
  - Added max and min V<sub>FBREF</sub> voltage.
  - Added T<sub>HICCUP</sub> typical spec.
  - Added max and min V<sub>ISNS\_OVC</sub> voltage.
  - · Updated T<sub>SOFTSTART</sub> time based on application data and added note about dependence on output load.
  - · Updated min VT15 based on characterization data.
  - Updated VDD min, typ, and max based on final characterization data.
  - Added VDD<sub>ILIM</sub> max voltage.
  - Added min and max C<sub>REG</sub> capacitance.
  - · Updated PINTMAX based on final characterization data.
  - Removed P<sub>MAX</sub> spec.
  - Updated I<sub>PORTOP</sub> max current based on final characterization data.
- Updated Table 5.1 Pin Descriptions on page 15.
  - · Updated Vrange.
- Updated Table 5.2 Circuit Equivalent and Description of Die Pads on page 16.
  - Added detail to VT15 pin description.

#### **Revision 0.5**

February, 2018

- Updated 2. System Overview and 3. Application Examples.
  - Added theory of operation and application content.
- Updated Table 4.1 Absolute Maximum Ratings<sup>1</sup> on page 11, Table 4.2 Recommended Operating Conditions on page 12, and Table 4.3 Electrical Characteristics on page 13.
  - Clarified multiple parameters.
- Added 5.1 Detailed Pin Descriptions.
- Added 6. Packaging including outline and land pattern.

## **Revision 0.1**

March, 2017

· Initial release.