

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Si4430 ISM TRANSCEIVER

Features

- Sensitivity = -118 dBm
- +13 dBm Max Output Power
 - Configurable –8 to +13 dBm
- Low Power Consumption
 - 18.5 mA receive
 - 28 mA @ +13 dBm transmit
- Data Rate = 1 to 128 kbps
- Power Supply = 1.8 to 3.6 V
- Ultra low power shutdown mode
- Digital RSSI
- Wake-on-radio
- Auto-frequency calibration (AFC)

- Frequency Range = 900–960 MHz Antenna diversity and TR switch control
 - Configurable packet structure
 - Preamble detector
 - TX and RX 64 byte FIFOs
 - Low battery detector
 - Temperature sensor and 8-bit ADC
 - -40 to +85 °C temperature range
 - Integrated voltage regulators
 - Frequency hopping capability
 - On-chip crystal tuning
 - 20-Pin QFN package
 - FSK, GFSK, and OOK modulation
 - Low BOM
 - Power-on-reset (POR)

Applications

- Remote control
- Home security & alarm
- Telemetry
- Personal data logging
- Toy control
- Tire pressure monitoring
- Wireless PC peripherals
- Remote meter reading
- Remote keyless entry
- Home automation
- Industrial control
- Sensor networks
- Health monitors
- Tag readers

Description

Silicon Laboratories' Si4430 highly integrated, single chip wireless ISM transceiver is part of the EZRadioPRO™ family. The EZRadioPRO family includes a complete line of transmitters, receivers, and transceivers allowing the RF system designer to choose the optimal wireless part for their application.


The Si4430 offers advanced radio features including continuous frequency coverage from 900-960 MHz The Si4430's high level of integration offers reduced BOM cost while simplifying the overall system design. The extremely low receive sensitivity (-118 dBm) coupled with industry leading +20 dBm output power ensures extended range and improved link performance. Built-in antenna diversity and support for frequency hopping can be used to further extend range and enhance performance.

Additional system features such as an automatic wake-up timer, low battery detector, 64 byte TX/RX FIFOs, automatic packet handling, and preamble detection reduce overall current consumption and allow the use of lower-cost system MCUs. An integrated temperature sensor, general purpose ADC, poweron-reset (POR), and GPIOs further reduce overall system cost and size.

The Si4430's digital receive architecture features a high-performance ADC and DSP based modem which performs demodulation, filtering, and packet handling for increased flexibility and performance. This digital architecture simplifies system design while allowing for the use of lower-end MCUs. The direct digital transmit modulation and automatic PA power ramping ensure precise transmit modulation and reduced spectral spreading ensuring compliance with ARIB regulations.



Ordering Information: See page 150.



Patents pending

Functional Block Diagram






TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	7
1.1. Definition of Test Conditions	
2. Functional Description	
2.1. Operating Modes	
3. Controller Interface	
3.1. Serial Peripheral Interface (SPI)	
3.2. Operating Mode Control	20
3.3. Interrupts	
3.4. Device Code	
3.5. System Timing	24
3.6. Frequency Control	26
4. Modulation Options	32
4.1. Modulation Type	
4.2. Modulation Data Source	
4.3. FIFO Mode	
4.4. Direct Mode	
4.5. PN9 Mode	
4.6. Synchronous vs. Asynchronous	
5. Internal Functional Blocks	
5.1. RX LNA	
5.2. RX I-Q Mixer	
5.3. Programmable Gain Amplifier	
5.4. ADC	
5.5. Digital Modem	
5.6. Synthesizer	
5.7. Power Amplifier	
5.8. Crystal Oscillator	
5.9. Regulators	
6. Data Handling and Packet Handler	40
6.1. RX and TX FIFOs	
6.2. Packet Configuration	41
6.3. Packet Handler TX Mode	42
6.4. Packet Handler RX Mode	
6.5. Data Whitening, Manchester Encoding, and CRC	45
6.6. Preamble Detector	
6.7. Preamble Length	
6.8. Invalid Preamble Detector	46
6.9. TX Retransmission and Auto TX	
7. RX Modem Configuration	47



Si4430

7.1. Modem Settings for FSK and GFSK	47
7.2. Modem Settings for OOK	50
8. Auxiliary Functions	
8.1. Smart Reset	
8.2. Microcontroller Clock	54
8.3. General Purpose ADC	55
8.4. Temperature Sensor	58
8.5. Low Battery Detector	60
8.6. Wake-Up Timer	61
8.7. Low Duty Cycle Mode	63
8.8. GPIO Configuration	64
8.9. Antenna-Diversity	65
8.10. RSSI and Clear Channel Assessment	66
9. Reference Design	67
10. Measurement Results	69
11. Application Notes	74
11.1. Crystal Selection	74
11.2. Layout Practice	74
12. Reference Material	75
12.1. Complete Register Table and Descriptions	75
13. Pin Descriptions: Si4430	.149
14. Ordering Information	.150
15. Package Information	.151
Oantaat Information	450



LIST OF FIGURES

Figure 1. Si4430 RX/TX Direct-Tie Application Example	16
Figure 2. SPI Timing	18
Figure 3. SPI Timing—READ Mode	19
Figure 4. SPI Timing—Burst Write Mode	19
Figure 5. SPI Timing—Burst Read Mode	19
Figure 6. State Machine Diagram	20
Figure 7. TX Timing	24
Figure 8. RX Timing	25
Figure 9. Frequency Deviation	
Figure 10. Sensitivity at 1% PER vs. Carrier Frequency Offset	
Figure 11. FSK vs GFSK Spectrums	
Figure 12. Direct Synchronous Mode Example	
Figure 13. Direct Asynchronous Mode Example	
Figure 14. FIFO Mode Example	
Figure 15. PLL Synthesizer Block Diagram	
Figure 16. FIFO Thresholds	
Figure 17. Packet Structure	
Figure 18. Multiple Packets in TX Packet Handler	
Figure 19. Required RX Packet Structure with Packet Handler Disabled	
Figure 20. Multiple Packets in RX Packet Handler	
Figure 21. Multiple Packets in RX with CRC or Header Error	43
Figure 22. Operation of Data Whitening, Manchester Encoding, and CRC	
Figure 23. POR Glitch Parameters	
Figure 24. General Purpose ADC Architecture	
Figure 25. ADC Differential Input Example—Bridge Sensor	
Figure 26. ADC Differential Input Offset for Sensor Offset Coarse Compensation	
Figure 27. Temperature Ranges using ADC8	
Figure 28. WUT Interrupt and WUT Operation	
Figure 29. Low Duty Cycle Mode	
Figure 30. RSSI Value vs. Input Power	
Figure 31. Split RF I/Os with Separated TX and RX Connectors—Schematic	
Figure 32. Split RF I/Os with Separated TX and RX Connectors—Top	
Figure 33. Split RF I/Os with Separated TX and RX Connectors—Top Silkscreen	
Figure 34. Split RF I/Os with Separated TX and RX Connectors—Bottom	
Figure 35. Sensitivity vs. Data Rate	
Figure 36. Receiver Selectivity	
Figure 37. TX Modulation (40 kbps, 20 kHz Deviation)	
Figure 38. TX Unmodulated Spectrum (917 MHz)	
Figure 39. TX Modulated Spectrum (917 MHz, 40 kbps, 20 kHz Deviation, GFSK)	
Figure 40. Synthesizer Settling Time for 1 MHz Jump Settled within 10 kHz	
Figure 41. Synthesizer Phase Noise (VCOCURR = 11)	
Figure 42. QFN-20 Package Dimensions	
Figure 43. QFN-20 Landing Pattern Dimensions	153



Si4430

LIST OF TABLES

Table 1. DC Characteristics	7
Table 2. Synthesizer AC Electrical Characteristics ¹	8
Table 3. Receiver AC Electrical Characteristics ¹	ç
Table 4. Transmitter AC Electrical Characteristics ¹	10
Table 5. Auxiliary Block Specifications ¹	11
Table 6. Digital IO Specifications (SDO, SDI, SCLK, nSEL, and nIRQ)	12
Table 7. GPIO Specifications (GPIO_0, GPIO_1, and GPIO_2)	12
Table 8. Absolute Maximum Ratings	
Table 9. Operating Modes	
Table 10. Serial Interface Timing Parameters	18
Table 11. Operating Modes	20
Table 12. Frequency Band Selection	27
Table 13. RX Packet Handler Configuration	43
Table 14. Packet Handler Registers	
Table 15. Minimum Receiver Settling Time	46
Table 16. RX Modem Configurations for FSK and GFSK	47
Table 17. Filter Bandwidth Parameters	49
Table 18. Channel Filter Bandwidth Settings	50
Table 19. ndec[2:0] Settings	
Table 20. RX Modem Configuration for OOK with Manchester Disabled	52
Table 21. RX Modem Configuration for OOK with Manchester Enabled	52
Table 22. POR Parameters	53
Table 23. Temperature Sensor Range	58
Table 24. Antenna Diversity Control	65
Table 25. Split RF I/Os Bill of Materials	68
Table 26. Recommended Crystal Parameters	76
Table 27. Register Descriptions	77
Table 28. Interrupt or Status 1 Bit Set/Clear Description	82
Table 29. When are Individual Status Bits Set/Cleared if not Enabled as Interrupts?	82
Table 30. Interrupt or Status 2 Bit Set/Clear Description	
Table 31. Detailed Description of Status Registers when not Enabled as Interrupts	84
Table 32. Internal Analog Signals Available on the Analog Test Bus	
Table 33. Internal Digital Signals Available on the Digital Test Bus	125



1. Electrical Specifications

Table 1. DC Characteristics

Parameter	Symbol	Conditions	Min	Тур	_	Units
Supply Voltage Range	V _{dd}		1.8	3.0		V
Power Saving Modes	I _{Shutdown}	RC Oscillator, Main Digital Regulator, and Low Power Digital Regulator OFF ²	_	10	_	nA
	I _{Standby}	Low Power Digital Regulator ON (Register values retained) and Main Digital Regulator, and RC Oscillator OFF ¹	_	400	_	nA
	I _{Sleep}	RC Oscillator and Low Power Digital Regulator ON (Register values retained) and Main Digital Regulator OFF ¹	_	800	_	nA
	I _{Sensor-LBD}	Main Digital Regulator and Low Battery Detector ON, Crystal Oscillator and all other blocks OFF ²	_	1	_	μA
	I _{Sensor-TS}	Main Digital Regulator and Temperature Sensor ON, Crystal Oscillator and all other blocks OFF ²	_	1	_	μA
	I _{Ready}	Crystal Oscillator and Main Digital Regulator ON, all other blocks OFF. Crystal Oscillator buffer disabled ¹	_	600	_	μA
TUNE Mode Current	I _{Tune}	Synthesizer and regulators enabled	_	9.5	_	mA
RX Mode Current	I _{RX}		_	18.5	_	mA
TX Mode Current	I _{TX_+13}	txpow[2:0] = 11 (+13 dBm), VDD = 3.3 V	_	28	_	mA
	I _{TX_+1}	txpow[2:0] = 00 (+1 dBm), VDD = 3.3 V	_	18	_	mA

- 1. All specification guaranteed by production test unless otherwise noted.
- 2. Guaranteed by qualification.

Table 2. Synthesizer AC Electrical Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Synthesizer Frequency Range	F _{SYNTH}		900	_	960	MHz
Synthesizer Frequency Resolution ²	F _{RES}		_	312.5	_	Hz
Reference Frequency	f_{REF}	f _{crystal} / 3	_	10	_	MHz
Reference Frequency Input Level ²	f _{REF_LV}	When using reference frequency instead of crystal. Measured peak-to-peak (V _{PP})	0.7	_	1.6	V
Synthesizer Settling Time ²	t _{LOCK}	Measured from leaving Ready mode with XOSC running to any frequency including VCO Calibration		200		μs
Residual FM ²	ΔF_{RMS}	Integrated over ±250 kHz bandwidth (500 Hz lower bound of integration)		2	4	kHz _{RMS}
Phase Noise ²	Lφ(f _M)	ΔF = 10 kHz	_	-80	_	dBc/Hz
		ΔF = 100 kHz		-90		dBc/Hz
		ΔF = 1 MHz		-115		dBc/Hz
		ΔF = 10 MHz		-130		dBc/Hz

- All specification guaranteed by production test unless otherwise noted.
 Guaranteed by qualification.

Table 3. Receiver AC Electrical Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
RX Frequency Range	F _{SYNTH}		900	_	960	MHz
RX Sensitivity	P _{RX_2}	(BER < 0.1%) (2 kbps, GFSK, BT = 0.5, $\Delta f = \pm 5 \text{ kHz})^2$	_	-118	_	dBm
	P _{RX_40}	(BER < 0.1%) (40 kbps, GFSK, BT = 0.5, $\Delta f = \pm 20 \text{ kHz})^2$	_	-107	_	dBm
	P _{RX_100}	(BER < 0.1%) (100 kbps, GFSK, BT = 0.5, $\Delta f = \pm 50 \text{ kHz})^2$	_	-103	_	dBm
	P _{RX_125}	(BER < 0.1%) (125 kbps, GFSK, BT = 0.5, $\Delta f = \pm 62.5 \text{ kHz})^1$	_	-101	_	dBm
	P _{RX_OOK}	(BER < 0.1%) (4.8 kbps, 350 kHz BW, OOK) ²	_	-110	_	dBm
		(BER < 0.1%) (40 kbps, 400 kHz BW, OOK) ¹		-102	_	dBm
RX Bandwidth ²	BW		2.6	_	620	kHz
Residual BER Performance ²	P _{RX_RES}	Up to +5 dBm Input Level		0	0.1	ppm
Input Intercept Point, 3 rd Order ²	IIP3 _{RX}	$f_1 = 915 \text{ MHz}, f_2 = 915 \text{ MHz},$ $P_1 = P_2 = -40 \text{ dBm}$	_	-20	_	dBm
LNA Input Impedance ² (Unmatched, measured differentially across RX input pins)	R _{IN-RX}	915 MHz	_	40–55	_	Ω
RSSI Resolution	RES _{RSSI}			±0.5	_	dB
\pm 1-Ch Offset Selectivity ² (BER < 0.1%)	C/I _{1-CH}	Desired Ref Signal 3 dB above sensitivity. Interferer and desired modulated with	_	-31	_	dB
±2-Ch Offset Selectivity ² (BER < 0.1%)	C/I _{2-CH}	40 kbps Δ F = 20 kHz GFSK with BT = 0.5, channel spacing = 150 kHz	_	-35	_	dB
≥ ±3-Ch Offset Selectivity ² (BER < 0.1%)	C/I _{3-CH}		_	-40	_	dB
Blocking at 1 MHz ²	1M _{BLOCK}	Desired Ref Signal 3 dB above sensitivity.		-52	_	dB
Blocking at 4 MHz ²	4M _{BLOCK}	Interferer and desired modulated with 40 kbps Δ F = 20 kHz GFSK with BT = 0.5		-56	_	dB
Blocking at 8 MHz ²	8M _{BLOCK}	- 40 Kbps ΔΓ - 20 KH2 GF3K WILLI BT = 0.3	_	-63	_	dB
Image Rejection ²	Im _{REJ}	IF=937 kHz		-30	_	dB
Spurious Emissions ²	P _{OB_RX1}	Measured at RX pins (LO feed through)	_	_	-54	dBm

- All specification guaranteed by production test unless otherwise noted.
 Guaranteed by qualification.



Table 4. Transmitter AC Electrical Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
TX Frequency Range ¹	F _{SYNTH}		900	_	960	MHz
FSK Modulation Data Rate ²	DR _{FSK}		1		128	kbps
OOK Modulation Data Rate ²	DR _{OOK}		1.2	_	40	kbps
Modulation Deviation ¹	Δf	Production tests maximum limit of 320 kHz	±0.625		±320	kHz
Modulation Deviation Resolution	Δf _{RES}		_	0.625	_	kHz
Output Power Range ¹	P _{TX}	Power control by txpow[2:0] Register Production test at txpow[2:0] = 111 Tested at 915 MHz	-8	_	+13	dBm
TX RF Output Steps ²	ΔP _{RF_OUT}	controlled by txpow[2:0] Register	_	3	_	dB
TX RF Output Level Variation vs. Voltage ²	ΔP _{RF_V}	Measured from VDD=3.6 V to VDD=1.8 V	_	2	_	dB
TX RF Output Level ² Variation vs. Temperature	ΔP _{RF_TEMP}	−40 to +85 °C	_	2	_	dB
TX RF Output Level Variation vs. Frequency ²	ΔP _{RF_FREQ}	Measured across any one frequency band	_	1	_	dB
Transmit Modulation Filtering ²	B*T	Gaussian Filtering Bandwith Time Product	_	0.5	_	
Spurious Emissions ²	P _{OB-TX1}	P _{OUT} = 11 dBm, Frequencies <1 GHz	_	_	-54	dBm
	P _{OB-TX2}	1–12.75 GHz, excluding harmonics	_	_	-54	dBm
Harmonics ²	P _{2HARM}	Using Reference Design TX Matching	_	_	-42	dBm
	P _{3HARM}	Network and Filter with Max Output Power (+13 dBm). Harmonics reduce linearly with output power	_	_	–42	dBm

- All specification guaranteed by production test unless otherwise noted.
 Guaranteed by qualification.



Table 5. Auxiliary Block Specifications¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Temperature Sensor Accuracy ²	TS _A	When calibrated using temp sensor offset register		0.5	_	°C
Temperature Sensor Sensitivity ²	TS _S		_	5	_	mV/°C
Low Battery Detector Resolution ²	LBD _{RES}		_	50	_	mV
Low Battery Detector Conversion Time ²	LBD _{CT}		_	250	_	μs
Microcontroller Clock Output Frequency	MC	Configurable to 30 MHz, 15 MHz, 10 MHz, 4 MHz, 3 MHz, 2 MHz, 1 MHz, or 32.768 kHz	32.768K	_	30M	Hz
General Purpose ADC Accuracy ²	ADC _{ENB}		_	8	_	bit
General Purpose ADC Resolution ²	ADC _{RES}		_	4	_	mV
Temp Sensor & General Purpose ADC Conversion Time ²	ADC _{CT}		_	305	_	µsec
30 MHz XTAL Start-Up time	t _{30M}		_	1	_	ms
30 MHz XTAL Cap Resolution ²	30M _{RES}		_	97	_	fF
32 kHz XTAL Start-Up Time ²	t _{32k}		_	6	_	sec
32 kHz XTAL Accuracy ²	32K _{RES}		_	100		ppm
32 kHz RC OSC Accuracy ²	32KRC _{RES}			2500		ppm
POR Reset Time	t _{POR}		_	16	_	ms
Software Reset Time ²	t _{soft}		_	100	_	μs

- 1. All specification guaranteed by production test unless otherwise noted.
- 2. Guaranteed by qualification.

Table 6. Digital IO Specifications (SDO, SDI, SCLK, nSEL, and nIRQ)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Rise Time	T _{RISE}	0.1 x V_{DD} to 0.9 x V_{DD} , C_L = 5 pF	_	_	8	ns
Fall Time	T _{FALL}	$0.9 \text{ x V}_{DD} \text{ to } 0.1 \text{ x V}_{DD,} \text{ C}_{L} = 5 \text{ pF}$	_	_	8	ns
Input Capacitance	C _{IN}		_	_	1	pF
Logic High Level Input Voltage	V_{IH}		V _{DD} – 0.6	_		V
Logic Low Level Input Voltage	V_{IL}			_	0.6	V
Input Current	I _{IN}	0 <v<sub>IN< V_{DD}</v<sub>	-100	_	100	nA
Logic High Level Output Voltage	V_{OH}	I _{OH} <1 mA source, V _{DD} =1.8 V	V _{DD} – 0.6	_		V
Logic Low Level Output Voltage	V _{OL}	I _{OL} <1 mA sink, V _{DD} =1.8 V	_	_	0.6	V
Note: All specification guaranteed l	by production	on test unless otherwise noted.		•		

Table 7. GPIO Specifications (GPIO_0, GPIO_1, and GPIO_2)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Rise Time	T _{RISE}	$0.1 \times V_{DD}$ to $0.9 \times V_{DD}$, C_L = 10 pF, DRV<1:0>=HH	_	_	8	ns
Fall Time	T _{FALL}	$0.9 \times V_{DD}$ to $0.1 \times V_{DD}$, C_L = 10 pF, DRV<1:0>=HH	_	_	8	ns
Input Capacitance	C _{IN}		_	_	1	pF
Logic High Level Input Voltage	V_{IH}		V _{DD} – 0.6	_		V
Logic Low Level Input Voltage	V_{IL}		_	_	0.6	V
Input Current	I _{IN}	$0 < V_{IN} < V_{DD}$	-100	_	100	nA
Input Current If Pullup is Activated	I _{INP}	V _{IL} =0 V	5	_	25	μΑ
Maximum Output Current	I _{OmaxLL}	DRV<1:0>=LL	0.1	0.5	8.0	mA
	I _{OmaxLH}	DRV<1:0>=LH	0.9	2.3	3.5	mA
	I _{OmaxHL}	DRV<1:0>=HL	1.5	3.1	4.8	mA
	I _{OmaxHH}	DRV<1:0>=HH	1.8	3.6	5.4	mA
Logic High Level Output Voltage	V _{OH}	I _{OH} < I _{Omax} source, V _{DD} =1.8 V	V _{DD} – 0.6	_	_	V
Logic Low Level Output Voltage	V _{OL}	I _{OL} < I _{Omax} sink, V _{DD} =1.8 V	_		0.6	V
Note: All specification guaranteed by	production to	est unless otherwise noted.				

Table 8. Absolute Maximum Ratings

Parameter	Value	Unit
V _{DD} to GND	-0.3, +3.6	V
V _{DD} to GND on TX Output Pin	-0.3, +8.0	V
Voltage on Digital Control Inputs	-0.3, V _{DD} + 0.3	V
Voltage on Analog Inputs	-0.3, V _{DD} + 0.3	V
RX Input Power	+10	dBm
Operating Ambient Temperature Range T _A	-40 to +85	°C
Thermal Impedance θ_{JA}	30	°C/W
Junction Temperature T _J	+125	°C
Storage Temperature Range T _{STG}	-55 to +125	°C

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at or beyond these ratings in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Caution: ESD sensitive device.

Power Amplifier may be damaged if switched on without proper load or termination connected.



Si4430

1.1. Definition of Test Conditions

Production Test Conditions:

 $T_A = +25 \, ^{\circ}C$

 $V_{DD} = +3.3 \text{ VDC}$

External reference signal (XOUT) = 1.0 V_{PP} at 30 MHz, centered around 0.8 VDC

Production test schematic (unless noted otherwise)

All RF input and output levels referred to the pins of the Si4430 (not the RF module)

Extreme Test Conditions:

 $T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$

 V_{DD} = +1.8 to +3.6 VDC

External reference signal (XOUT) = 0.7 to 1.6 V_{PP} at 30 MHz centered around 0.8 VDC

Production test schematic (unless noted otherwise)

All RF input and output levels referred to the pins of the Si4430 (not the RF module)

Test Notes:

All electrical parameters with Min/Max values are guaranteed by one (or more) of the following test methods. Electrical parameters shown with only Typical values are not guaranteed.

- Guaranteed by design and/or simulation but not tested.
- Guaranteed by Engineering Qualification testing at Extreme Test Conditions.
- Guaranteed by 100% Production Test Screening at Production Test Conditions.



2. Functional Description

The Si4430 is a 100% CMOS ISM wireless transceiver with continuous frequency tuning over the complete 900–960 MHz band. The wide operating voltage range of 1.8–3.6 V and low current consumption makes the Si4430 and ideal solution for battery powered applications.

The Si4430 operates as a time division duplexing (TDD) transceiver where the device alternately transmits and receives data packets. The device uses a singleconversion, image-reject mixer to downconvert the 2level FSK/GFSK/OOK modulated receive signal to a low IF frequency. Following a programmable gain amplifier (PGA) the signal is converted to the digital domain by a performance $\Delta\Sigma$ ADC allowing filtering, demodulation, slicing, error correction, and packet handling to be performed in the built-in DSP increasing the receiver's performance and flexibility versus analog based architectures. The demodulated signal is then output to the system MCU through a programmable GPIO or via the standard SPI bus by reading the 64byte RX FIFO.

A single high precision local oscillator (LO) is used for both transmit and receive modes since the transmitter and receiver do not operate at the same time. The LO is generated by an integrated VCO and $\Delta\Sigma$ Fractional-N PLL synthesizer. The synthesizer is designed to support configurable data rates, output frequency, frequency deviation, and Gaussian filtering at any frequency between 900–960 MHz. The transmit FSK data is modulated directly into the $\Delta\Sigma$ data stream and can be shaped by a Gaussian low-pass filter to reduce unwanted spectral content.

The PA output power can be configured between –8 and +13 dBm in 3 dB steps. The PA is single-ended to allow for easy antenna matching and low BOM cost. The PA incorporates automatic ramp-up and ramp-down control to reduce unwanted spectral spreading. The Si4430 supports frequency hopping, TX/RX switch control, and antenna diversity switch control to extend the link range and improve performance. Antenna diversity is completely integrated into the Si4430 and can improve the system link budget by 8–10 dB, resulting in substantial range increases depending on the environmental conditions.

The Si4430 is designed to work with a microcontroller, crystal, and a few passives to create a very low cost system as shown Figure 1. Voltage regulators are integrated on-chip which allow for a wide range of operating supply voltage conditions from +1.8 to +3.6 V. A standard 4-pin SPI bus is used to communicate with the microcontroller. Three configurable general purpose


I/Os are available for use to tailor towards the needs of the system. A more complete list of the available GPIO functions is shown in "8. Auxiliary Functions" on page 53 but just to name a few, microcontroller clock output, Antenna Diversity, POR, and specific interrupts. A limited number of passive components are needed to match the LNA and PA.

The application shown in Figure 1 is designed for a system with an TX/RX direct-tie configuration without the use of a TX/RX switch. Most lower power applications will use this configuration. A direct-tie reference design is available from Silicon Laboratories applications support.

For applications seeking improved performance in the presence of multipath fading antenna diversity can be used. Antenna diversity includes a switch to select the optimal antenna between a pair of antennas for improved performance. The Antenna Diversity Control Algorithm is completely integrated into the chip and is discussed further in Figure 24 on page 55. A complete Antenna Diversity reference design is available from Silicon Laboratories applications support.

An application example with a separate RX and TX antenna is shown in Figure 31, "Split RF I/Os with Separated TX and RX Connectors—Schematic," on page 67. This example is used for testing of the TX and RX paths in a lab environment and shows, conceptually, the matching of the TX and RX antennas.





Programmable load capacitors for X1 are integrated. R1, L1-L5 and C1-C4 values depend on frequency band, antenna impedance, output power and supply voltage range.

Figure 1. Si4430 RX/TX Direct-Tie Application Example



2.1. Operating Modes

The Si4430 provides several modes of operation which can be used to optimize the power consumption of the device application. Depending upon the system communication protocol, the optimal trade-off between the radio wake time and power consumption can be achieved.

Table 9 summarizes the modes of operation of the Si4430. In general, any given mode of operation may be classified as an Active mode or a Power Saving mode. The table indicates which block(s) are enabled (active) in each corresponding mode. With the exception the Shutdown mode, all can be dynamically selected by sending the appropriate commands over the SPI in order to optimize the average current consumption. An "X" in any cell means that, in the given mode of operation, that block can be independently programmed to be either ON or OFF, without noticeably affecting the current consumption. The SPI circuit block includes the SPI interface and the register space. The 32 kHz OSC circuit block includes the 32.768 kHz RC oscillator or 32.768 kHz crystal oscillator, and wake-up timer. AUX (Auxiliary Blocks) includes the temperature sensor, general purpose ADC, and low-battery detector.

Table 9. Operating Modes

Circuit Blocks											
Digital LDO	SPI	32 kHz OSC	AUX	30 MHz XTAL	PLL	PA	RX	I _{VDD}			
OFF (Register contents lost)	OFF	OFF	OFF	OFF	OFF	OFF	OFF	10 nA			
ON (Register contents retained)	ON	OFF	OFF	OFF	OFF	OFF	OFF	400 nA			
	ON	ON	Х	OFF	OFF	OFF	OFF	800 nA			
,	ON	Х	ON	OFF	OFF	OFF	OFF	1 μΑ			
	ON	Х	Х	ON	OFF	OFF	OFF	600 µA			
	ON	Х	Х	ON	ON	OFF	OFF	9.5 mA			
	ON	Х	Х	ON	ON	ON	OFF	28 mA*			
	ON	Х	Х	ON	ON	OFF	ON	18.5 mA			
	OFF (Register contents lost) ON (Register	OFF (Register contents lost) ON (Register contents retained) ON ON ON ON ON ON	Digital LDO SPI 32 kHz OSC OFF (Register contents lost) OFF OFF ON (Register contents retained) ON ON ON X ON ON X ON X	Digital LDO SPI 32 kHz OSC AUX OFF (Register contents lost) OFF OFF OFF ON (Register contents retained) ON ON X ON X ON X ON X X X	Digital LDO SPI 32 kHz OSC AUX 30 MHz XTAL OFF (Register contents lost) OFF OFF OFF OFF ON (Register contents retained) ON ON X OFF ON ON X ON OFF ON X ON OFF ON X X ON ON X X ON ON X X ON ON X X ON	Digital LDO SPI 32 kHz OSC AUX 30 MHz XTAL PLL XTAL OFF (Register contents lost) OFF OFF OFF OFF OFF ON (Register contents retained) ON ON X OFF OFF ON X ON OFF OFF ON X ON OFF OFF ON X X ON OFF ON X X ON OFF ON X X ON ON ON X X ON ON	Digital LDO SPI 32 kHz OSC AUX 30 MHz XTAL PLL PA OFF (Register contents lost) OFF OFF	Digital LDOSPI32 kHz OSCAUX30 MHz XTALPLLPARXOFF (Register contents lost)OFFOFFOFFOFFOFFOFFOFFON (Register contents retained)ONONXOFFOFFOFFOFFOFFONXONOFFOFFOFFOFFOFFONXXONOFFOFFOFFONXXONOFFOFFOFFONXXONONOFFOFFONXXONONONOFFONXXONONONOFFONXXONONONOFF			

*Note: 28 mA at +13 dBm.



3. Controller Interface

3.1. Serial Peripheral Interface (SPI)

The Si4430 communicates with the host MCU over a 3 wire SPI interface: SCLK, SDI, and nSEL. The host MCU can also read data from internal registers on the SDO output pin. A SPI transaction is a 16-bit sequence which consists of a Read-Write (\overline{R} /W) select bit, followed by a 7-bit address field (ADDR), and an 8-bit data field (DATA), as demonstrated in Figure 2. The 7-bit address field supports reading from or writing to one of the 128, 8-bit control registers. The \overline{R} /W select bit determines whether the SPI transaction is a write or read transaction. If \overline{R} /W = 1, it signifies a WRITE transaction, while \overline{R} /W = 0 signifies a READ transaction. The contents (ADDR or DATA) are latched into the Si4430 every eight clock cycles. The timing parameters for the SPI interface are shown in Table 10. The SCLK rate is flexible with a maximum rate of 10 MHz.





Figure 2. SPI Timing

Table 10. Serial Interface Timing Parameters

			•
Symbol	Parameter	Min (nsec)	Diagram
t _{CH}	Clock high time	40	
t _{CL}	Clock low time	40	SCLK / / / / / / / / / / / / / / / / / / /
t _{DS}	Data setup time	20	tss tcl tan tos ton ton tsh toe
t _{DH}	Data hold time	20	
t _{DD}	Output data delay time	20	SDI X
t _{EN}	Output enable time	20	SDO - L
t _{DE}	Output disable time	50	t _{sw}
t _{SS}	Select setup time	20	nSEL 1 1
t _{SH}	Select hold time	50	
t _{SW}	Select high period	80	

To read back data from the Si4430, the \overline{R}/W bit must be set to 0 followed by the \overline{T} -bit address of the register from which to read. The 8 bit DATA field following the 7-bit ADDR field is ignored when $\overline{R}/W = 0$. The next eight negative edge transitions of the SCLK signal will clock out the contents of the selected register. The data read from the selected register will be available on the SDO output pin. The READ function is shown in Figure 3. After the READ function is completed the SDO pin will remain at either a logic 1 or logic 0 state depending on the last data bit clocked out (D0). When nSEL goes high the SDO output pin will be pulled high by internal pullup.





The SPI interface contains a burst read/write mode which will allows for reading/writing sequential registers without having to re-send the SPI address. When the nSEL bit is held low while continuing to send SCLK pulses, the SPI interface will automatically increment the ADDR and read from/write to the next address. An SPI burst write transaction is demonstrated in Figure 4 and burst read in Figure 3. As long as nSEL is held low, input data will be latched into the Si4430 every eight SCLK cycles. A burst read transaction is also demonstrated in Figure 5.




Figure 5. SPI Timing—Burst Read Mode



nSEL

3.2. Operating Mode Control

There are four primary states in the Si4430 radio state machine: SHUTDOWN, IDLE, TX, and RX (see Figure 6). The SHUTDOWN state completely shuts down the radio to minimize current consumption. There are five different configurations/options for the IDLE state which can be selected to optimize the chip to the applications needs. "Register 07h. Operating Mode and Function Control 1" controls which operating mode/state is selected. The TX and RX state may be reached automatically from any of the IDLE states by setting the txon/rxon bits in "Register 07h. Operating Mode and Function Control 1". Table 11 shows each of the operating modes with the time required to reach either RX or TX mode as well as the current consumption of each mode.

The output of the LPLDO is internally connected in parallel to the output of the main digital regulator (and is available externally at the VR_DIG pin); this common digital supply voltage is connected to all digital circuit blocks, including the digital modem, crystal oscillator, and SPI and register space. The LPLDO has extremely low quiescent current consumption but limited current supply capability; it is used only in the IDLE-STANDBY and IDLE-SLEEP modes.




Figure 6. State Machine Diagram

Table 11. Operating Modes

State/Mode	xtal	pll	wt	LBDor	Respons	e Time to	Current in State /Mode
				TS	TX	RX	[μΑ]
Shut Down State	Х	Х	Х	Х	16.21 ms	16.21 ms	10 nA
Idle States:							
Standby Mode	0	0	0	0	1.21 ms	1.21 ms	400 nA
Sleep Mode	0	0	1	0			800 nA
Sensor Mode	0	0	Х	1			1 µA
Ready Mode	1	0	Х	X	210 µs	210 µs	600 µA
Tune Mode	1	1	X	X	200 µs	200 µs	9.5 mA
TX State	1	1	Х	Х	NA	200 µs	28 mA @ +13 dBm
RX State	1	1	Х	Х	200 µs	NA	18.5 mA



3.2.1. Shutdown State

The shutdown state is the lowest current consumption state of the device with nominally less than 10 nA of current consumption. The shutdown state may be entered by driving the SDN pin (Pin 20) high. The SDN pin should be held low in all states except the SHUTDOWN state. In the SHUTDOWN state, the contents of the registers are lost and there is no SPI access.

When the chip is connected to the power supply, a POR will be initiated after the falling edge of SDN.

3.2.2. Idle State

There are five different modes in the IDLE state which may be selected by "Register 07h. Operating Mode and Function Control 1". All modes have a tradeoff between current consumption and response time to TX/RX mode. This tradeoff is shown in Table 11. After the POR event, SWRESET, or exiting from the SHUTDOWN state the chip will default to the IDLE-READY mode. After a POR event the interrupt registers must be read to properly enter the SLEEP, SENSOR, or STANDBY mode and to control the 32 kHz clock correctly.

3.2.2.1. STANDBY Mode

STANDBY mode has the lowest current consumption possible with only the LPLDO enabled to maintain the register values. In this mode the registers can be accessed in both read and write mode. The standby mode can be entered by writing 0h to "Register 07h. Operating Mode and Function Control 1". If an interrupt has occurred (i.e., the nIRQ pin = 0) the interrupt registers must be read to achieve the minimum current consumption. Additionally, the ADC should not be selected as an input to the GPIO in this mode as it will cause excess current consumption.

3.2.2.2. SLEEP Mode

In SLEEP mode the LPLDO is enabled along with the Wake-Up-Timer, which can be used to accurately wake-up the radio at specified intervals. See "8.6. Wake-Up Timer" on page 61 for more information on the Wake-Up-Timer. Sleep mode is entered by setting enwt = 1 (40h) in "Register 07h. Operating Mode and Function Control 1". If an interrupt has occurred (i.e., the nIRQ pin = 0) the interrupt registers must be read to achieve the minimum current consumption. Also, the ADC should not be selected as an input to the GPIO in this mode as it will cause excess current consumption.

3.2.2.3. SENSOR Mode

In SENSOR Mode either the Low Battery Detector, Temperature Sensor, or both may be enabled in addition to the LPLDO and Wake-Up-Timer. The Low Battery Detector can be enabled by setting enlbd = 1 and the temperature sensor can be enabled by setting ents = 1 in "Register 07h. Operating Mode and Function Control 1". See "8.4. Temperature Sensor" on page 58 and "8.5. Low Battery Detector" on page 60 for more information on these features. If an interrupt has occurred (i.e., the nIRQ pin = 0) the interrupt registers must be read to achieve the minimum current consumption.

3.2.2.4. READY Mode

READY Mode is designed to give a fast transition time to TX mode with reasonable current consumption. In this mode the Crystal oscillator remains enabled reducing the time required to switch to the TX or RX mode by eliminating the crystal start-up time. Ready mode is entered by setting xton = 1 in "Register 07h. Operating Mode and Function Control 1". To achieve the lowest current consumption state the crystal oscillator buffer should be disabled. This is done by setting "Register 62h. Crystal Oscillator/Power-on-Reset Control" to a value of 02h. To exit ready mode, bufovr (bit 1) of this register must be set back to 0.

3.2.2.5. TUNE Mode

In TUNE Mode the PLL remains enabled in addition to the other blocks enabled in the IDLE modes. This will give the fastest response to TX mode as the PLL will remain locked but it results in the highest current consumption. This mode of operation is designed for Frequency Hopping Systems (FHS). Tune mode is entered by setting pllon = 1 in "Register 07h. Operating Mode and Function Control 1". It is not necessary to set xton to 1 for this mode, the internal state machine automatically enables the crystal oscillator.



3.2.3. TX State

The TX state may be entered from any of the IDLE modes when the txon bit is set to 1 in "Register 07h. Operating Mode and Function Control 1". A built-in sequencer takes care of all the actions required to transition between states from enabling the crystal oscillator to ramping up the PA to prevent unwanted spectral splatter. The following sequence of events will occur automatically when going from STANDBY mode to TX mode by setting the txon bit.

- 1. Enable the Main Digital LDO and the Analog LDOs.
- 2. Start up crystal oscillator and wait until ready (controlled by timer).
- 3. Enable PLL.
- 4. Calibrate VCO (this action is skipped when the vcocal bit is "0", default value is "1").
- 5. Wait until PLL settles to required transmit frequency (controlled by timer).
- 6. Activate Power Amplifier and wait until power ramping is completed (controlled by timer).
- 7. Transmit Packet.

The first few steps may be eliminated depending on which IDLE mode the chip is configured to prior to setting the txon bit. By default, the VCO and PLL are calibrated every time the PLL is enabled. If the ambient temperature is constant and the same frequency band is being used these functions may be skipped by setting the appropriate bits in "Register 55h. Calibration Control".

3.2.4. RX State

The RX state may be entered from any of the Idle modes when the rxon bit is set to 1 in "Register 07h. Operating Mode and Function Control 1". A built-in sequencer takes care of all the actions required to transition from one of the IDLE modes to the RX state. The following sequence of events will occur automatically to get the chip into RX mode when going from STANDBY mode to RX mode by setting the rxon bit:

- 1. Enable the Main Digital LDO and the Analog LDOs.
- 2. Start up crystal oscillator and wait until ready (controlled by timer).
- 3. Enable PLL.
- 4. Calibrate VCO (this action is skipped when the vcocal bit is "0", default value is "1").
- 5. Wait until PLL settles to required transmit frequency (controlled by timer).
- 6. Enable receive circuits: LNA, mixers, and ADC.
- 7. Calibrate ADC (RC calibration).
- 8. Enable receive mode in the digital modem.

Depending on the configuration of the radio all or some of the following functions will be performed automatically by the digital modem: AGC, AFC (optional), update status registers, bit synchronization, packet handling (optional) including sync word, header check, and CRC.

3.2.5. Device Status

Add	R/W	Function/Description	D 7	D6	D5	D4	D3	D2	D1	D0	POR Def.
02	R	Device Status	ffovfl	ffunfl	rxffem	headerr			cps[1]	cps[0]	_

The operational status of the chip can be read from "Register 02h. Device Status".



3.3. Interrupts

The Si4430 is capable of generating an interrupt signal when certain events occur. The chip notifies the microcontroller that an interrupt event has been detected by setting the nIRQ output pin LOW = 0. This interrupt signal will be generated when any one (or more) of the interrupt events (corresponding to the Interrupt Status bits) shown below occur. The nIRQ pin will remain low until the microcontroller reads the Interrupt Status Register(s) (Registers 03h–04h) containing the active Interrupt Status bit; the nIRQ output signal will then be reset until the next change in status is detected. All of the interrupts must be enabled by the corresponding enable bit in the Interrupt Enable Registers (Registers 05h–06h). All enabled interrupt bits will be cleared when the microcontroller reads the interrupt status register. If the interrupt is not enabled when the event occurs inside of the chip it will not trigger the nIRQ pin, but the status may still be read correctly at anytime in the Interrupt Status registers.

Add	R/W	Function/Descript ion	D7	D6	D5	D4	D3	D2	D1	D0	POR Def.
03	R	Interrupt Status 1	ifferr	itxffafull	itxffaem	irxffafull	iext	ipksent	ipkvalid	icrcerror	_
04	R	Interrupt Status 2	iswdet	ipreaval	ipreainval	irssi	iwut	ilbd	ichiprdy	ipor	_
05	R/W	Interrupt Enable 1	enfferr	entxffafull	entxffaem	enrxffafull	enext	enpksent	enpkvalid	encrcerror	00h
06	R/W	Interrupt Enable 2	enswdet	enpreaval	enpreainval	enrssi	enwut	enlbd	enchiprdy	enpor	01h

See "Register 03h. Interrupt/Status 1," on page 79 and "Register 04h. Interrupt/Status 2," on page 81 for a complete list of interrupts.

3.4. Device Code

The device version code is readable from "Register 01h. Version Code (VC)". This is a read only register.

Add	R/W	Function/Description	D7	D6	D5	D4	D3	D2	D1	D0	POR Def.	Notes
01	R	Device Version	0	0	0	vc[4]	vc[3]	vc[2]	vc[1]	vc[0]	00h	DV



3.5. System Timing

The system timing for TX and RX modes is shown in Figures 8 and 7. The timing is shown transitioning from STANDBY mode to TX mode and going automatically through the built-in sequencer of required steps. If a small range of frequencies is being used and the temperature range is fairly constant a calibration may only be needed at the initial power up of the device. The relevant system timing registers are shown below.

Add	R/W	Function/Description	D7	D6	D5	D4	D3	D2	D1	D0	POR Def.	
53	R/W	PLL Tune Time	pllts[4:0]						pllt0[2:0]			
54	R/W	Reserved 1	Х	Х	X	Х	Х	Х	Х	Х	00h	
55	R/W	Calibration Control		xtal- starthalf	adccal- done	enrcfcal	rccal	vco- caldp	vcocal	skip- vco	04h	

The VCO will automatically calibrate at every frequency change or power up. The VCO CAL may also be forced by setting the vcocal bit. The 32.768 kHz RC oscillator is also automatically calibrated but the calibration may also be forced. The enrcfcal will enable the RC Fine Calibration which will occur every 30 seconds. The rccal bit will force a complete calibration of the RC oscillator which will take approximately 2 ms. The PLL T0 time is to allow for bias settling of the VCO, the default for this should be adequate. The PLL TS time is for the settling time of the PLL, which has a default setting of 200 µs. This setting should be adequate for most applications but may be reduced if small frequency jumps are used. For more information on the PLL register configuration options, see "Register 53h. PLL Tune Time," on page 126 and "Register 55h. Calibration Control," on page 127.




Figure 7. TX Timing






Figure 8. RX Timing