

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










HIGH-PERFORMANCE, LOW-CURRENT TRANSCEIVER

Features

- Frequency range = 142-1050 MHz ■
- Receive sensitivity = −133 dBm @ 100 bps plus fast-scanning AFC for ■ standard TCXO applications
- Modulation
 - (G)FSK, 4(G)FSK, (G)MSK
 - ÒÓK
- Max output power
- +20 dBm (Si4468)+13 dBm (Si4467)
- PA support for +27 or +30 dBm
- Low active power consumption
 - 10/13 mÅ RX
 - 18 mA TX at +10 dBm (Si4467)
- Ultra low current powerdown modes■
- 30 nA shutdown, 40 nA standby
- Preamble sense mode
 - 6 mA average RX current at 1.2 kbps
 - 10 μA average RX current at 50 kbps and 1 sec sleep interval
- Fast preamble detection
 - 1 byte preamble detection
- Data rate = 100 bps to 1 Mbps

- Fast wake and hop times
- Power supply = 1.8 to 3.8 V
- Excellent selectivity performance
 - 69 dB adjacent channel
 - 79 dB blocking at 1 MHz
- Antenna diversity and T/R switch control Highly configurable packet handler TX and RX 64 byte FIFOs
- - 129 bytes dedicated Tx or Rx FIFO
- Auto frequency control (AFC)
- Automatic gain control (AGC)
- Low BOM
- Low battery detector
- Temperature sensor 20-Pin QFN package
- Sub-GHz 802.15.4 mesh network ready
- IEEE 802.15.4g, and WMBus compliant Suitable for FCC Part 90 Mask D, FCC part 15.247, 15,231, 15,249, ARIB T-108,
- T-96, T-67, RCR STD-30, China regulatory
- ETSI Category I Operation
- EN 300 220





Patents pending

Applications


- Smart metering (802.15.4g and WMBus)
- 802.15.4 mesh networking
- Home security and alarm
- Telemetry
- Garage and gate openers
- Star and point-to-point networks
- Home automation

- Ultra narrowband, long range applications
- Industrial control
- Sensor networks
- Health monitors
- Electronic shelf labels
- Low power wireless sensor

Description

Silicon Laboratories' Si446x devices are high-performance, low-current transceivers covering the sub-GHz frequency bands from 142 to 1050 MHz. The radios are part of the EZRadioPRO® family, which includes a complete line of transmitters, receivers, and transceivers covering a wide range of applications. A high level of integration including support for IEEE 802.15.4 features enables standards based sub GHz networking solutions. All parts offer outstanding sensitivity of –133 dBm while achieving extremely low active and standby current consumption. The Si4468/7 offers frequency coverage in all major bands. The Si446x includes optimal phase noise, blocking, and selectivity performance for narrow band and licensed band applications, such as FCC Part90 and 169 MHz wireless MBus. The 69 dB adjacent channel selectivity with 12.5 kHz channel spacing ensures robust receive operation in harsh RF conditions, which is particularly important for narrow band operation. The Si4468 offers exceptional output power of up to +20 dBm with outstanding TX efficiency. The high output power and sensitivity results in an industry-leading link budget of 155 dB allowing extended ranges and highly robust communication links. The Si4467 active mode TX current consumption of 18 mA at +10 dBm and RX current of 10 mA coupled with extremely low standby current and fast wake times ensure extended battery life in the most demanding confliction. life in the most demanding applications. The Si4468 can achieve up to +27 dBm output power with built-in ramping control of a low-cost external FET. The devices can meet worldwide regulatory standards: FCC, ETSI, and ARIB. All devices are designed to be compliant with 802.15.4g and WMBus smart metering standards. The devices are highly flexible and can be configured via the Wireless Development Suite (WDS) available at www.silabs.com.

Functional Block Diagram



| Product | Freq. Range | Max Output Power | Ultra Narrow Band Support | IEEE 802.15.4 / 4g Ready |
|---------|-----------------------------|------------------|------------------------------|-----------------------------|
| Si4468 | Major bands 142–1050 MHz | +20 dBm | ✓ | ✓ |
| Si4467 | Major bands 142–1050 MHz | +13 dBm | ✓ | ✓ |



TABLE OF CONTENTS

| <u>Section</u> | <u>Page</u> |
|--|-------------|
| 1. Electrical Specifications | |
| 2. Functional Description | |
| 2.1. Boot Modes | |
| 3. Controller Interface | |
| 3.1. Serial Peripheral Interface (SPI) | |
| 3.2. Fast Response Registers | |
| 3.3. Operating Modes and Timing | |
| 3.4. Application Programming Interface (API) | |
| 3.5. Interrupts | |
| 3.6. GPIO | |
| 4. Modulation and Hardware Configuration Options | |
| 4.1. Modulation Types | |
| 4.2. Hardware Configuration Options | |
| 4.3. Preamble Length | |
| 5. Internal Functional Blocks | |
| 5.1. RX Chain | |
| 5.2. RX Modem | |
| 5.3. Synthesizer | |
| 5.4. Transmitter (TX) | |
| 5.5. Crystal Oscillator | |
| 6. Data Handling and Packet Handler | |
| 6.1. RX and TX FIFOs | |
| 6.2. Packet Handler | |
| 7. RX Modem Configuration | |
| 8. Auxiliary Blocks | |
| 8.1. Wake-up Timer and 32 kHz Clock Source | |
| 8.2. Low Duty Cycle Mode (Auto RX Wake-Up) | |
| 8.3. Temperature, Battery Voltage, and Auxiliary ADC | |
| 8.4. Low Battery Detector | |
| 8.5. Antenna Diversity | |
| 8.6. Preamble Sense Mode | |
| 9. Standards Support | |
| 9.1. Wireless MBus Support | |
| 9.2. ETSI EN300 220 Category 1 | |
| 9.3. IEEE 802.15.4 Support | |
| 10. Packet Trace Port | |
| 11. Pin Descriptions: Si4468/7 | |
| 12. Ordering Information | |
| 13. Package Outline: Si4468/7 | |
| 14. PCB Land Pattern: Si4468/7 | |
| 15. Top Marking | |
| 15.1. Si4468/7 Top Marking | |
| 15.2. Top Marking Explanation | |
| Document Change List | |
| Contact Information | |



1. Electrical Specifications

Table 1. DC Characteristics¹

| Parameter | Symbol | Test Condition | | Тур | Max | Unit |
|--------------------------------|-----------------------------|---|-----|------|------|------|
| Supply Voltage Range | V_{DD} | | 1.8 | 3.3 | 3.8 | V |
| Power Saving Modes | I _{Shutdown} | RC Oscillator, Main Digital Regulator, and Low Power Digital Regulator OFF | _ | 30 | 1300 | nA |
| | I _{Standby} | Register values maintained and RC oscillator/WUT OFF | _ | 40 | 2900 | nA |
| | I _{SleepRC} | RC Oscillator/WUT ON and all register values maintained, and all other blocks OFF | _ | 740 | 3800 | nA |
| | I _{SleepXO} | Sleep current using an external 32 kHz crystal | _ | 1.7 | _ | μΑ |
| | I _{Sensor} -LBD | Low battery detector ON, register values maintained, and all other blocks OFF | _ | 1 | | μΑ |
| | I _{Ready} | Crystal Oscillator and Main Digital Regulator ON, all other blocks OFF | _ | 1.8 | _ | mA |
| Preamble Sense Mode Current | I _{psm} | Duty cycling during preamble search, 1.2 kbps, 4 byte preamble (no sensitivity degradation) | _ | 6 | | mA |
| | I _{psm} | Fixed 1 s wakeup interval, 50 kbps, 5 byte preamble | _ | 10 | _ | μΑ |
| TUNE Mode Current | I _{Tune_RX} | RX Tune, High Performance Mode | _ | 7.6 | | mΑ |
| | I_{Tune_TX} | TX Tune, High Performance Mode | _ | 7.8 | _ | mΑ |
| RX Mode Current | I _{RXH} | High Performance Mode Measured at 915 MHz and 40 kbps data rate. | _ | 13.7 | 22 | mA |
| | I _{RXL} | Low Power Mode Measured at 315 MHz and 40 kbps data | _ | 10.9 | _ | mA |
| TX Mode Current (Si4468) | I _{TX_+20} | +20 dBm output power, Class-E match, 915 MHz, 3.3 V | _ | 88 | 108 | mA |
| | | +20 dBm output power, square-wave match, 169 MHz, 3.3 V | _ | 68.5 | 80 | mA |
| | | +13 dBm output power, Class-E match, 915 MHz, 3.3 V | _ | 44.5 | 60 | mA |
| TX Mode Current (Si4467) | I _{TX_+10} | +10 dBm output power, Class-E match, 915/868 MHz, 3.3 V ² | _ | 19.7 | | mA |
| I _{TX_+10} | | +10 dBm output power, Class-E match, 169 MHz, 3.3 V ² | _ | 18 | _ | mA |
| | I _{TX_+13} | +13 dBm output power, Class-E match, 915/868 MHz, 3.3 V | _ | 24 | | mA |

Notes:

- 1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from –40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
- 2. Measured on direct tie RF evaluation board.



Table 2. Synthesizer AC Electrical Characteristics

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-------------------------------------|----------------------|---|-----|------|------|--------|
| Synthesizer Frequency | F _{SYN} | | 850 | _ | 1050 | MHz |
| Range | | | 350 | _ | 525 | MHz |
| | | | 284 | _ | 350 | MHz |
| | | | 142 | _ | 175 | MHz |
| Synthesizer Frequency Resolution | F _{RES-960} | 850–1050 MHz | _ | 28.6 | _ | Hz |
| Resolution | F _{RES-525} | 420–525 MHz | _ | 14.3 | _ | Hz |
| | F _{RES-420} | 350–420 MHz | _ | 11.4 | _ | Hz |
| | F _{RES-350} | 283–350 MHz | _ | 9.5 | _ | Hz |
| | F _{RES-175} | 142–175 MHz | _ | 4.7 | _ | Hz |
| Synthesizer Settling Time | t _{LOCK} | Measured from exiting Ready mode with XOSC running to any frequency. Including VCO Calibration. | _ | 50 | _ | μs |
| Phase Noise | Lφ(f _M) | ΔF = 10 kHz, 169 MHz, High Perf Mode | _ | -117 | -108 | dBc/Hz |
| | | ΔF = 100 kHz, 169 MHz, High Perf Mode | _ | -120 | -115 | dBc/Hz |
| | | ΔF = 1 MHz, 169 MHz, High Perf Mode | _ | -138 | -135 | dBc/Hz |
| | | Δ F = 10 MHz, 169 MHz, High Perf Mode | _ | -148 | -143 | dBc/Hz |
| | | ΔF = 10 kHz, 915 MHz, High Perf Mode | | -102 | -94 | dBc/Hz |
| | | ΔF = 100 kHz, 915 MHz, High Perf Mode | | -105 | -97 | dBc/Hz |
| | | ΔF = 1 MHz, 915 MHz, High Perf Mode | | -125 | -122 | dBc/Hz |
| | | Δ F = 10 MHz, 915 MHz, High Perf Mode | _ | -138 | -135 | dBc/Hz |

Note: All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from –40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.



Table 3. Receiver AC Electrical Characteristics 1,2

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-------------------------------------|---------------------|--|-----|------|------|------|
| RX Frequency Range | F _{RX} | | 850 | | 1050 | MHz |
| | | | 350 | _ | 525 | MHz |
| | | | 284 | _ | 350 | MHz |
| | | | 142 | _ | 175 | MHz |
| RX Sensitivity 169 MHz ³ | P _{RX_0.1} | (BER < 0.1%) (100 bps, GFSK, BT = 0.5, $\Delta f = \pm 100 \text{ Hz}$) | _ | -133 | _ | dBm |
| | P _{RX_40} | (BER < 0.1%) (40 kbps, GFSK, BT = 0.5, $\Delta f = \pm 20 \text{ kHz}$) | _ | -110 | -108 | dBm |
| | P _{RX_100} | (BER < 0.1%) (100 kbps, GFSK, BT = 0.5, $\Delta f = \pm 50 \text{ kHz}$) | _ | -106 | -104 | dBm |
| | P _{RX_500} | (BER < 0.1%) (500 kbps, GFSK, BT = 0.5, $\Delta f = \pm 250 \text{ kHz}$) | _ | -98 | -96 | dBm |
| | P _{RX_9.6} | (PER 1%) (9.6 kbps, 4GFSK, BT = 0.5, ∆f = ±2.4 kHz) | _ | -110 | _ | dBm |
| | P _{RX_1M} | (PER 1%) (1 Mbps, 4GFSK, BT = 0.5, inner deviation = 83.3 kHz) | _ | -89 | _ | dBm |
| | P _{RX_OOK} | (BER < 0.1%, 4.8 kbps, 350 kHz BW, OOK, PN15 data) | _ | -110 | -107 | dBm |
| | | (BER < 0.1%, 40 kbps, 350 kHz BW, OOK, PN15 data) | _ | -103 | -100 | dBm |
| | | (BER < 0.1%, 120 kbps, 350 kHz BW, OOK, PN15 data) | _ | -97 | -93 | dBm |

- 1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from –40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
- 2. For PER tests, 48 preamble symbols, 4 byte sync word, 10 byte payload and CRC-32 was used.
- **3.** Measured over 50000 bits using PN9 data sequence and data and clock on GPIOs. Sensitivity is expected to be better if reading data from packet handler FIFO especially at higher data rates.
- 4. Conducted emissions measured on RF evaluation boards.



Table 3. Receiver AC Electrical Characteristics^{1,2} (Continued)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|---|--|-----|-------------|-----------------|------|
| RX Sensitivity 915/868 MHz ³ | P _{RX_0.1} | (BER < 0.1%) (100 bps, GFSK, BT = 0.5, $\Delta f = \pm 100 \text{ Hz}$) | _ | -132 | _ | dBm |
| | P _{RX_40} | (BER < 0.1%) (40 kbps, GFSK, BT = 0.5, $\Delta f = \pm 20 \text{ kHz}$) | _ | -109 | -107 | dBm |
| | P _{RX_100} | (BER < 0.1%) (100 kbps, GFSK, BT = 0.5, $\Delta f = \pm 50 \text{ kHz}$) | _ | -104 | -102 | dBm |
| | P _{RX_500} | (BER < 0.1%) (500 kbps, GFSK, BT = 0.5, Δf = ±250 kHz) | _ | -97 | -92 | dBm |
| | P _{RX_9.6} | (PER 1%) (9.6 kbps, 4GFSK, BT = 0.5, $\Delta f = \pm 2.4 \text{ kHz}$) | _ | -109 | _ | dBm |
| | P _{RX_1M} | (PER 1%) (1 Mbps, 4GFSK, BT = 0.5, inner deviation = 83.3 kHz) | _ | -88 | _ | dBm |
| | P _{RX_OOK} | (BER < 0.1%, 4.8 kbps, 350 kHz BW, OOK, PN15 data) | _ | -108 | -104 | dBm |
| | | (BER < 0.1%, 40 kbps, 350 kHz BW, OOK, PN15 data) | _ | -101 | -97 | dBm |
| | | (BER < 0.1%, 120 kbps, 350 kHz BW, OOK, PN15 data) | _ | -96 | - 91 | dBm |
| RX Channel Bandwidth | BW | | 0.2 | _ | 850 | kHz |
| RSSI Resolution | RES _{RSSI} | Valid from –110 dBm to –90 dBm | _ | ±0.5 | _ | dB |
| ±1-Ch Offset Selectivity, 169 MHz ³ | C/I _{1-CH} | Desired Ref Signal 3 dB above sensitivity, BER < 0.1%. Interferer is CW, and | | -69 | – 59 | dB |
| \pm 1-Ch Offset Selectivity, 450 MHz 3 | C/I _{1-CH} | desired is modulated with 2.4 kbps $\Delta F = 1.2$ kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz, | | -60 | -50 | dB |
| ±1-Ch Offset Selectivity, 868 / 915 MHz ³ | C/I _{1-CH} | channel spacing = 12.5 kHz | | – 55 | -4 5 | dB |
| Blocking 1 MHz Offset | 1M _{BLOCK} | Desired Ref Signal 3 dB above sensitiv- | | – 79 | -68 | dB |
| Blocking 8 MHz Offset | ity, BER = 0.1%. Interferer is CW, and desired is modulated with 2.4 kbps, $\Delta F = 1.2$ kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz | | | -86 | -75 | dB |

- 1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from –40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
- 2. For PER tests, 48 preamble symbols, 4 byte sync word, 10 byte payload and CRC-32 was used.
- **3.** Measured over 50000 bits using PN9 data sequence and data and clock on GPIOs. Sensitivity is expected to be better if reading data from packet handler FIFO especially at higher data rates.
- 4. Conducted emissions measured on RF evaluation boards.



Table 3. Receiver AC Electrical Characteristics^{1,2} (Continued)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit | |
|--------------------------------------|-------------------|--|---|-----|-----|------|----|
| Image Rejection (IF = 468.75 kHz) | Im _{REJ} | No image rejection calibration. Rejection at the image frequency. RF = 460 MHz | 30 | 40 | _ | dB | |
| | | With image rejection calibration in Si446x. Rejection at the image frequency. RF = 460 MHz | 40 | 55 | _ | dB | |
| | | | No image rejection calibration. Rejection at the image frequency. RF = 915 MHz | 30 | 45 | _ | dB |
| | | With image rejection calibration in Si446x. Rejection at the image frequency. RF = 915 MHz | 40 | 52 | _ | dB | |
| | | | No image rejection calibration. Rejection at the image frequency. RF = 169 MHz | 35 | 45 | _ | dB |
| | | With image rejection calibration in Si446x. Rejection at the image frequency. RF = 169 MHz | 45 | 60 | _ | dB | |

- 1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
- 2. For PER tests, 48 preamble symbols, 4 byte sync word, 10 byte payload and CRC-32 was used.
- **3.** Measured over 50000 bits using PN9 data sequence and data and clock on GPIOs. Sensitivity is expected to be better if reading data from packet handler FIFO especially at higher data rates.
- 4. Conducted emissions measured on RF evaluation boards.



Table 4. Transmitter AC Electrical Characteristics

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|------------------------------------|----------------------|--|-----|------|-------|------|
| TX Frequency Range | F _{TX} | | 850 | _ | 1050 | MHz |
| | | | 350 | _ | 525 | MHz |
| | | | 284 | _ | 350 | MHz |
| | | | 142 | _ | 175 | MHz |
| (G)FSK Data Rate | DR _{FSK} | | 0.1 | _ | 500 | kbps |
| 4(G)FSK Data Rate | DR _{4FSK} | | 0.2 | _ | 1000 | kbps |
| OOK Data Rate | DR _{OOK} | | 0.1 | _ | 120 | kbps |
| Modulation Deviation Range | Δf ₉₆₀ | 850–1050 MHz | _ | 1.5 | _ | MHz |
| range | Δf ₅₂₅ | 420–525 MHz | _ | 750 | _ | kHz |
| | Δf ₄₂₀ | 350–420 MHz | _ | 600 | _ | kHz |
| | Δf ₃₅₀ | 283–350 MHz | _ | 500 | _ | kHz |
| | Δf ₁₇₅ | 142–175 MHz | _ | 250 | _ | kHz |
| Modulation Deviation Resolution | F _{RES-960} | 850–1050 MHz | _ | 28.6 | _ | Hz |
| Resolution | F _{RES-525} | 420–525 MHz | _ | 14.3 | _ | Hz |
| | F _{RES-420} | 350–420 MHz | _ | 11.4 | _ | Hz |
| | F _{RES-350} | 283–350 MHz | _ | 9.5 | _ | Hz |
| | F _{RES-175} | 142–175 MHz | _ | 4.7 | _ | Hz |
| Output Power Range (Si4468) | P _{TX68} | Typical range at 3.3 V | -20 | _ | +20 | dBm |
| Output Power Range (Si4467) | P _{TX67} | Typical range at 3.3 V with Class E match optimized for best PA efficiency | -20 | _ | +12.5 | dBm |
| Output Power Variation (Si4468) | | At 20 dBm PA power setting, 915 MHz, Class E match, 3.3 V, 25 °C | 19 | 20 | 21 | dBm |
| Output Power Variation (Si4467) | | At 10 dBm PA power setting, 915 MHz, Class E match, 3.3 V, 25 °C | 9 | 10 | 11 | dBm |

- 1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from –40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
- 2. The maximum data rate is dependent on the XTAL frequency and is calculated as per the formula: Maximum Symbol Rate = Fxtal/60, where Fxtal is the XTAL frequency (typically 30 MHz).
- 3. Default API setting for modulation deviation resolution is double the typical value specified.
- 4. Output power is dependent on matching components and board layout.



Si4468/7

Table 4. Transmitter AC Electrical Characteristics (Continued)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|-----------------------|--|------|------|------|------|
| Output Power Variation (Si4468) | | At 20 dBm PA power setting, 169 MHz, Square Wave match, 3.3 V, 25 °C | 18.5 | 20 | 21 | dBm |
| Output Power Variation (Si4467) | | At 10 dBm PA power setting, 169 MHz, Class E match, 3.3 V, 25 °C | 9.5 | 10 | 10.5 | dBm |
| TX RF Output Steps | ΔP _{RF_OUT} | Using switched current match within 6 dB of max power using CLE match within 6 dB of max power | _ | 0.25 | 0.4 | dB |
| TX RF Output Level Variation vs. Temperature | ΔP _{RF_TEMP} | −40 to +85 °C | _ | 2.3 | 3 | dB |
| TX RF Output Level Variation vs. Frequency | ΔP _{RF_FREQ} | Measured across 902–928 MHz | _ | 0.6 | 1.7 | dB |
| Transmit Modulation Filtering | ВТ | Gaussian Filtering Bandwith Time Product | _ | 0.5 | _ | |

Notes:

- 1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
- 2. The maximum data rate is dependent on the XTAL frequency and is calculated as per the formula: Maximum Symbol Rate = Fxtal/60, where Fxtal is the XTAL frequency (typically 30 MHz).
- 3. Default API setting for modulation deviation resolution is double the typical value specified.
- 4. Output power is dependent on matching components and board layout.



Table 5. Auxiliary Block Specifications¹

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|-----------------------|--|---------|------|-------|---------------------|
| Temperature Sensor Sensitivity | TS _S | | _ | 4.5 | _ | ADC Codes/ °C |
| Low Battery Detector Resolution | LBD _{RES} | | _ | 50 | _ | mV |
| Microcontroller Clock Output Frequency Range ² | F _{MC} | Configurable to Fxtal or Fxtal divided by 2, 3, 7.5, 10, 15, or 30 where Fxtal is the reference XTAL frequency. In addition, 32.768 kHz is also supported. | 32.768K | _ | Fxtal | Hz |
| Temperature Sensor Conversion | TEMP _{CT} | Programmable setting | _ | 3 | _ | ms |
| XTAL Range ³ | XTAL _{Range} | | 25 | _ | 32 | MHz |
| 30 MHz XTAL Start-Up Time | t _{30M} | Start-up time will vary with XTAL type and board layout. | _ | 300 | _ | μs |
| 30 MHz XTAL Cap Resolution | 30M _{RES} | | _ | 70 | _ | fF |
| 32 kHz XTAL Start-Up Time | t _{32k} | | _ | 2 | _ | sec |
| 32 kHz Accuracy using Internal RC Oscillator | 32KRC _{RES} | | _ | 2500 | _ | ppm |
| POR Reset Time | t _{POR} | | _ | _ | 6 | ms |

- 1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -45 to +85 °C unless otherwise stated. All typical values apply at Vdd=3.3V and 25C unless otherwise stated.
- 2. Microcontroller clock frequency tested in production at 1 MHz, 30 MHz, 32 MHz, and 32.768 kHz. Other frequencies tested by bench characterization.
- 3. XTAL Range tested in production using an external clock source (similar to using a TCXO).



Table 6. Digital IO Specifications (GPIO_x, SCLK, SDO, SDI, nSEL, nIRQ, SDN)¹

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--------------------------------------|---------------------|---|-----------------------|------|-----------------------|------|
| Rise Time ^{2,3} | T _{RISE} | 0.1 x V_{DD} to 0.9 x V_{DD} , C_{L} = 10 pF, DRV<1:0> = LL | _ | 2.3 | _ | ns |
| Fall Time ^{3,4} | T _{FALL} | $0.9 \times V_{DD}$ to $0.1 \times V_{DD}$, $C_{L} = 10 \text{ pF}$, DRV < 1:0 > = LL | _ | 2 | _ | ns |
| Input Capacitance | C _{IN} | | _ | 2 | _ | pF |
| Logic High Level Input Voltage | V _{IH} | | V _{DD} x 0.7 | | _ | V |
| Logic Low Level Input Voltage | V_{IL} | | _ | | V _{DD} x 0.3 | V |
| Input Current | I _{IN} | 0 <v<sub>IN< V_{DD}</v<sub> | -1 | _ | 1 | μA |
| Input Current If Pullup is Activated | I _{INP} | V _{IL} = 0 V | 1 | _ | 4 | μA |
| Drive Strength for Output Low | I _{OmaxLL} | DRV[1:0] = LL ³ | _ | 6.66 | _ | mA |
| Level | I _{OmaxLH} | DRV[1:0] = LH ³ | _ | 5.03 | | mA |
| | I _{OmaxHL} | $DRV[1:0] = HL^3$ | _ | 3.16 | | mA |
| | I_{OmaxHH} | $DRV[1:0] = HH^3$ | _ | 1.13 | | mA |
| Drive Strength for Output High | I _{OmaxLL} | $DRV[1:0] = LL^3$ | _ | 5.75 | _ | mA |
| Level | I _{OmaxLH} | $DRV[1:0] = LH^3$ | _ | 4.37 | | mA |
| | I _{OmaxHL} | $DRV[1:0] = HL^3$ | _ | 2.73 | | mA |
| | I_{OmaxHH} | $DRV[1:0] = HH^3$ | _ | 0.96 | _ | mA |
| Drive Strength for Output High | I _{OmaxLL} | $DRV[1:0] = LL^3$ | _ | 2.53 | | mA |
| Level for GPIO0 | I _{OmaxLH} | $DRV[1:0] = LH^3$ | _ | 2.21 | | mA |
| | I _{OmaxHL} | $DRV[1:0] = HL^3$ | _ | 1.70 | _ | mA |
| | I _{OmaxHH} | $DRV[1:0] = HH^3$ | _ | 0.80 | _ | mA |
| Logic High Level Output Voltage | V_{OH} | DRV[1:0] = HL | V _{DD} x 0.8 | _ | | V |
| Logic Low Level Output Voltage | V_{OL} | DRV[1:0] = HL | _ | _ | V _{DD} x 0.2 | V |

- All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from –40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
- 2. 6.7 ns is typical for GPIO0 rise time.
- 3. Assuming VDD = 3.3 V, drive strength is specified at Voh (min) = 2.64 V and Vol(max) = 0.66 V at room temperature.
- 4. 2.4 ns is typical for GPIO0 fall time.



Table 7. Thermal Characteristics

| Parameter | Symbol | Value | Unit |
|---|------------------|-------------|------|
| Operating Ambient Temperature Range | T _A | -40 to +125 | °C |
| Thermal Impedance Junction to Ambient* | θ_{JA} | 25 | °C/w |
| Junction Temperature Maximum Value* | Tj | +137 | °C |
| Storage Temperature Range | T _{STG} | -55 to +150 | °C |
| *Note: θ_{JA} and T_j are based on RF evaluation board measurements. | | | |

Table 8. Absolute Maximum Ratings

| Parameter | Value | Unit |
|--|-----------------------------|------|
| V _{DD} to GND | -0.3, +3.8 | V |
| Instantaneous V _{RF-peak} to GND on TX Output Pin | -0.3, +8.0 | V |
| Sustained V _{RF-peak} to GND on TX Output Pin | -0.3, +6.5 | V |
| Voltage on Analog Inputs | -0.7, V _{DD} + 0.3 | V |
| RX Input Power | +10 | dBm |

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at or beyond these ratings in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Power Amplifier may be damaged if switched on without proper load or termination connected. TX matching network design will influence TX V_{RF-peak} on TX output pin. Caution: ESD sensitive device.



2. Functional Description

The Si446x devices are high-performance, low-current, wireless ISM transceivers that cover the sub-GHz bands.

A key feature of the Si4468/7 is the support for IEEE 802.15.4g PHY and some features of 802.15.4 above the physical layer, which enables low-power, long-range networking solutions including mesh networking. In conjunction with Silicon Labs industry-leading ZigBee SoCs and EFM32 energy-friendly 32-bit ARM based microcontrollers, the Si4468/7 enables low-power solutions from sub GHz to 2.4 GHz for various "Internet of Things" applications.

The wide operating voltage range of 1.8–3.8 V and low current consumption make the Si446x an ideal solution for battery powered applications. The Si446x operates as a time division duplexing (TDD) transceiver where the device alternately transmits and receives data packets. The device uses a single-conversion mixer to downconvert the 2/4-level FSK/GFSK or OOK modulated receive signal to a low IF frequency. Following a programmable gain amplifier (PGA) the signal is converted to the digital domain by a high performance $\Delta\Sigma$ ADC allowing filtering, demodulation, slicing, and packet handling to be performed in the built-in DSP increasing the receiver's performance and flexibility versus analog based architectures. The demodulated signal is output to the system MCU through a programmable GPIO or via the standard SPI bus by reading the 64-byte RX FIFO.

A single high precision local oscillator (LO) is used for both transmit and receive modes since the transmitter and receiver do not operate at the same time. The LO is generated by an integrated VCO and $\Delta\Sigma$ Fractional-N PLL synthesizer. The synthesizer is designed to support configurable data rates from 100 bps to 1 Mbps. The Si4468/7 operate in the frequency bands of 142–175, 283–350, 350–525, and 850–1050 MHz with a maximum frequency accuracy step size of 28.6 Hz. The transmit FSK data is modulated directly into the $\Delta\Sigma$ data stream and can be shaped by a Gaussian low-pass filter to reduce unwanted spectral content.

The Si4468 contains a power amplifier (PA) that supports output power up to +20 dBm with very high efficiency, consuming only 70 mA at 169 MHz and 85 mA at 915 MHz. The integrated +20 dBm power amplifier can also be used to compensate for the reduced performance of a lower cost, lower performance antenna or antenna with size constraints due to a small form-factor. Competing solutions require large and expensive external PAs to achieve comparable performance. The Si4467 is designed to support single coin cell operation with current consumption below 18 mA for +10 dBm output power. Two match topologies are available for the Si4467: Class-E and switched-current. Class-E matching provides optimal current consumption, while switched-current matching demonstrates the best performance over varying battery voltage and temperature with slightly higher current consumption. The PA is single-ended to allow for easy antenna matching and low BOM cost. The PA incorporates automatic ramp-up and ramp-down control to reduce unwanted spectral spreading. The Si446x family supports frequency hopping, TX/RX switch control, and antenna diversity switch control to extend the link range and improve performance. Built-in antenna diversity and support for frequency hopping can be used to further extend range and enhance performance. Antenna diversity is completely integrated into the Si446x and can improve the system link budget by 8-10 dB, resulting in substantial range increases under adverse environmental conditions. A highly configurable packet handler allows for autonomous encoding/decoding of nearly any packet structure. Additional system features, such as an automatic wake-up timer, low battery detector, 64 byte TX/RX FIFOs, and preamble detection, reduce overall current consumption and allows for the use of lower-cost system MCUs. An integrated temperature sensor, power-on-reset (POR), and GPIOs further reduce overall system cost and size. The Si446x is designed to work with an MCU, crystal, and a few passive components to create a very low-cost system.

2.1. Boot Modes

The Si4468/7 has two boot modes. One boot mode supports 802.15.4 functionality to enable standards-based, sub-GHz mesh networking with support for 802.15.4 MR-FSK PHY (15.4g) and key MAC (15.4) features. The second boot mode supports legacy Si4463/1/0 compatibility and is intended to support proprietary solutions that require additional flexibility in configuring the device. The legacy boot mode is called EZRadioPRO boot mode. This mode is software- and hardware-compatible with Si4463/1/0 and also supports 802.15.4g PHY and WMBus operation. The boot mode selection is done using the POWER_UP command and is described in the API documentation.

The application shown in Figure 1 is designed for a system with a TX/RX direct-tie configuration without the use of a TX/RX switch. Figure 2 demonstrates an application for +20 dBm using an external T/R-switch.

SHIFTON LADS




Figure 1. Si4467 Direct-Tie Application Example




Figure 2. Si4468 Single Antenna with RF Switch Example



16

3. Controller Interface

3.1. Serial Peripheral Interface (SPI)

The Si446x communicates with the host MCU over a standard 4-wire serial peripheral interface (SPI): SCLK, SDI, SDO, and nSEL. The SPI interface is designed to operate at a maximum of 10 MHz. The SPI timing parameters are demonstrated in Table 9. The host MCU writes data over the SDI pin and can read data from the device on the SDO output pin. Figure 3 demonstrates an SPI write command. The nSEL pin should go low to initiate the SPI command. The first byte of SDI data will be one of the firmware commands followed by n bytes of parameter data which will be variable depending on the specific command. The rising edges of SCLK should be aligned with the center of the SDI data.

Symbol Parameter Min Max Diagram (ns) (ns) Clock high time 40 t_{CH} 40 Clock low time t_{CL} Data setup time 20 t_{SH} t_{DE} t_{DS} t_{DD} Data hold time 20 t_{DH} SDI Output data delay time 43 t_{DD} Output disable time 45 t_{DF} SDO Select setup time 20 t_{SS} t_{SH} Select hold time 50 nSEL Select high period 80 t_{SW} *Note: CL = 10 pF; VDD = 1.8 V; SDO Drive strength setting = 10.

Table 9. Serial Interface Timing Parameters




Figure 3. SPI Write Command

The Si446x contains an internal MCU which controls all the internal functions of the radio. For SPI read commands a typical MCU flow of checking clear-to-send (CTS) is used to make sure the internal MCU has executed the command and prepared the data to be output over the SDO pin. Figure 4 demonstrates the general flow of an SPI read command. Once the CTS value reads FFh then the read data is ready to be clocked out to the host MCU. The typical time for a valid FFh CTS reading is 20 µs. Figure 5 demonstrates the remaining read cycle after CTS is set to FFh. The internal MCU will clock out the SDO data on the negative edge so the host MCU should process the SDO data on the rising edge of SCLK.

Firmware Flow




Figure 4. SPI Read Command—Check CTS Value




Figure 5. SPI Read Command—Clock Out Read Data



17

3.2. Fast Response Registers

The fast response registers are registers that can be read immediately without the requirement to monitor and check CTS. There are four fast response registers that can be programmed for a specific function. The fast response registers can be read through API commands, 0x50 for Fast Response A, 0x51 for Fast Response B, 0x53 for Fast Response C, and 0x57 for Fast Response D. The fast response registers can be configured by the "FRR_CTL_X_MODE" properties.

The fast response registers may be read in a burst fashion. After the initial 16 clock cycles, each additional eight clock cycles will clock out the contents of the next fast response register in a circular fashion. The value of the FRRs will not be updated unless NSEL is toggled.

3.3. Operating Modes and Timing

The primary states of the Si446x are shown in Figure 6. The shutdown state completely shuts down the radio to minimize current consumption. Standby/Sleep, SPI Active, Ready, TX Tune, and RX tune are available to optimize the current consumption and response time to RX/TX for a given application. API commands START_RX, START_TX, and CHANGE_STATE control the operating state with the exception of shutdown which is controlled by SDN, pin 1. Table 10 shows each of the operating modes with the time required to reach either RX or TX mode as well as the current consumption of each mode. The times in Table 9 are measured from the rising edge of nSEL until the chip is in the desired state. Note that these times are indicative of state transition timing but are not guaranteed and should only be used as a reference data point. An automatic sequencer will put the chip into RX or TX from any state. It is not necessary to manually step through the states. To simplify the diagram it is not shown but any of the lower power states can be returned to automatically after RX or TX.




Figure 6. State Machine Diagram



| State/Mode | Response Time to | | Current in State | |
|---|------------------|--------|------------------|--|
| State/Mode | TX | RX | /Mode | |
| Shutdown State | 15 ms | 15 ms | 30 nA | |
| Standby State | 440 µs | 440 µs | 40 nA | |
| Sleep State | 440 µs | 440 µs | 740 nA | |
| SPI Active State | 340 µs | 340 µs | 1.35 mA | |
| Ready State | 100 μs | 100 μs | 1.8 mA | |
| TX Tune State | 58 µs | _ | 7.8 mA | |
| RX Tune State | _ | 60 µs | 7.6 mA | |
| TX State | _ | 100 μs | 18 mA @ +10 dBm | |
| RX State | 100 µs | 75 µs | 10.9 or 13.7 mA | |
| Note: TX→RX and RX→TX state transition timing can be reduced to 70 µs if using Zero-IF mode. | | | | |

Figure 7 shows the POR timing and voltage requirements. The power consumption (battery life) depends on the duty cycle of the application or how often the part is in either Rx or Tx state. In most applications the utilization of the standby state will be most advantageous for battery life but for very low duty cycle applications shutdown will have an advantage. For the fastest timing the next state can be selected in the START_RX or START_TX API commands to minimize SPI transactions and internal MCU processing.

3.3.1. Power on Reset (POR)

A Power On Reset (POR) sequence is used to boot the device up from a fully off or shutdown state. To execute this process, VDD must ramp within 1ms and must remain applied to the device for at least 10 ms. If VDD is removed, then it must stay below 0.15 V for at least 10 ms before being applied again. See Figure 7 and Table 11 for details.




Figure 7. POR Timing Diagram



Table 11. POR Timing

| Variable | Description | Min | Тур | Max | Units |
|-------------------|---|-----------|-----|-----|-------|
| t _{PORH} | High time for VDD to fully settle POR circuit | 10 | | | ms |
| t _{PORL} | Low time for VDD to enable POR | 10 | | | ms |
| V_{RRH} | Voltage for successful POR | 90% x Vdd | | | V |
| V _{RRL} | Starting Voltage for successful POR | 0 | | 150 | mV |
| t _{SR} | Slew rate of VDD for successful POR | | | 1 | ms |

3.3.2. Shutdown State

The shutdown state is the lowest current consumption state of the device with nominally less than 30 nA of current consumption. The shutdown state may be entered by driving the SDN pin (Pin 1) high. The SDN pin should be held low in all states except the shutdown state. In the shutdown state, the contents of the registers are lost and there is no SPI access. When coming out of the shutdown state a power on reset (POR) will be initiated along with the internal calibrations. After the POR the POWER_UP command is required to initialize the radio. The SDN pin needs to be held high for at least 10us before driving low again so that internal capacitors can discharge. Not holding the SDN high for this period of time may cause the POR to be missed and the device to boot up incorrectly. If POR timing and voltage requirements cannot be met, it is highly recommended that SDN be controlled using the host processor rather than tying it to GND on the board.

3.3.3. Standby State

Standby state has the lowest current consumption with the exception of shutdown but has much faster response time to RX or TX mode. In most cases standby should be used as the low power state. In this state the register values are maintained with all other blocks disabled. The SPI is accessible during this mode but any SPI event, including FIFO R/W, will enable an internal boot oscillator and automatically move the part to SPI active state. After an SPI event the host will need to re-command the device back to standby through the "Change State" API command to achieve the 40 nA current consumption. If an interrupt has occurred (i.e., the nIRQ pin = 0) the interrupt registers must be read to achieve the minimum current consumption of this mode.

3.3.4. Sleep State

Sleep state is the same as standby state but the wake-up-timer and a 32 kHz clock source are enabled. The source of the 32 kHz clock can either be an internal 32 kHz RC oscillator which is periodically calibrated or a 32 kHz oscillator using an external XTAL. The SPI is accessible during this mode but an SPI event will enable an internal boot oscillator and automatically move the part to SPI active mode. After an SPI event the host will need to re-command the device back to sleep. If an interrupt has occurred (i.e., the nIRQ pin = 0) the interrupt registers must be read to achieve the minimum current consumption of this mode.

3.3.5. SPI Active State

In SPI active state the SPI and a boot up oscillator are enabled. After SPI transactions during either standby or sleep the device will not automatically return to these states. A "Change State" API command will be required to return to either the standby or sleep modes.

3.3.6. Ready State

Ready state is designed to give a fast transition time to TX or RX state with reasonable current consumption. In this mode the Crystal oscillator remains enabled reducing the time required to switch to TX or RX mode by eliminating the crystal start-up time.

3.3.7. TX State

The TX state may be entered from any of the state with the "Start TX" or "Change State" API commands. A built-in sequencer takes care of all the actions required to transition between states from enabling the crystal oscillator to ramping up the PA. The following sequence of events will occur automatically when going from standby to TX state.

- 1. Enable internal LDOs.
- 2. Start up crystal oscillator and wait until ready (controlled by an internal timer).

SHIPPN LARS

- 3. Enable PLL.
- Calibrate VCO/PLL.
- 5. Wait until PLL settles to required transmit frequency (controlled by an internal timer).
- 6. Activate power amplifier and wait until power ramping is completed (controlled by an internal timer).
- 7. Transmit packet.

Steps in this sequence may be eliminated depending on which state the chip is configured to prior to commanding to TX. By default, the VCO and PLL are calibrated every time the PLL is enabled. When the START_TX API command is utilized the next state may be defined to ensure optimal timing and turnaround.

Figure 8 shows an example of the commands and timing for the START_TX command. CTS will go high as soon as the sequencer puts the part into TX state. As the sequencer is stepping through the events listed above, CTS will be low and no new commands or property changes are allowed. If the Fast Response (FRR) or nIRQ is used to monitor the current state there will be slight delay caused by the internal hardware from when the event actually occurs to when the transition occurs on the FRR or nIRQ. The time from entering TX state to when the FRR will update is 5 μ s and the time to when the nIRQ will transition is 13 μ s. If a GPIO is programmed for TX state or used as control for a transmit/receive switch (TR switch) there is no delay.




Figure 8. Start_TX Commands and Timing

3.3.8. RX State

The RX state may be entered from any of the other states by using the "Start RX" or "Change State" API command. A built-in sequencer takes care of all the actions required to transition between states. The following sequence of events will occur automatically to get the chip into RX mode when going from standby to RX state:

- 1. Enable the digital LDO and the analog LDOs.
- 2. Start up crystal oscillator and wait until ready (controlled by an internal timer).
- 3. Enable PLL.
- 4. Calibrate VCO
- 5. Wait until PLL settles to required receive frequency (controlled by an internal timer).
- 6. Enable receiver circuits: LNA, mixers, and ADC.
- 7. Enable receive mode in the digital modem.

Depending on the configuration of the radio, all or some of the following functions will be performed automatically by the digital modem: AGC, AFC (optional), update status registers, bit synchronization, packet handling (optional) including sync word, header check, and CRC. Similar to the TX state, the next state after RX may be defined in the "Start RX" API command. The START RX commands and timing will be equivalent to the timing shown in Figure 8.



3.4. Application Programming Interface (API)

An application programming interface (API), which the host MCU will communicate with, is embedded inside the device. The API is divided into two sections, commands and properties. The commands are used to control the chip and retrieve its status. The properties are general configurations which will change infrequently. The API descriptions can be found at www.silabs.com.

3.5. Interrupts

The Si446x is capable of generating an interrupt signal when certain events occur. The chip notifies the microcontroller that an interrupt event has occurred by setting the nIRQ output pin LOW = 0. This interrupt signal will be generated when any one (or more) of the interrupt events (corresponding to the Interrupt Status bits) occur. The nIRQ pin will remain low until the host clears all interrupts. The nIRQ output signal will then be reset until the next change in status is detected.

The interrupts sources are grouped into three groups: packet handler, chip status, and modem. The individual interrupts in these groups can be enabled/disabled in the interrupt property registers. An interrupt must be enabled for it to trigger an event on the nIRQ pin. The interrupt group must be enabled as well as the individual interrupts in API properties described in the API documentation.

Once an interrupt event occurs and the nIRQ pin is low there are two ways to read and clear the interrupts. All of the interrupts may be read and cleared in the "GET_INT_STATUS" API command. By default all interrupts will be cleared once read. If only specific interrupts want to be read in the fastest possible method the individual interrupt groups (Packet Handler, Chip Status, Modem) may be read and cleared by the "GET_MODEM_STATUS", "GET PH STATUS" (packet handler), and "GET CHIP STATUS" API commands.

The instantaneous status of a specific function maybe read if the specific interrupt is enabled or disabled. The status results are provided after the interrupts and can be read with the same commands as the interrupts. The status bits will give the current state of the function whether the interrupt is enabled or not.

The fast response registers can also give information about the interrupt groups but reading the fast response registers will not clear the interrupt and reset the nIRQ pin.



3.6. **GPIO**

Four general purpose IO pins are available to utilize in the application. The GPIO are configured by the GPIO_PIN_CFG command in address 13h. For a complete list of the GPIO options please see the API guide. GPIO pins 0 and 1 should be used for active signals such as data or clock. GPIO pins 2 and 3 have more susceptibility to generating spurious in the synthesizer than pins 0 and 1. The drive strength of the GPIOs can be adjusted with the GEN_CONFIG parameter in the GPIO_PIN_CFG command. By default the drive strength is set to minimum. The default configuration for the GPIOs and the state during SDN is shown below in Table 12. The state of the IO during shutdown is also shown inTable 12. As indicated previously in Table 6, GPIO 0 has lower drive strength than the other GPIOs.

Table 12. GPIOs

| Pin | SDN State | POR Default | |
|-------|-----------------------|-------------|--|
| GPIO0 | 0 | POR | |
| GPIO1 | 0 | CTS | |
| GPIO2 | 0 | POR | |
| GPIO3 | 0 | POR | |
| nIRQ | resistive VDD pull-up | nIRQ | |
| SDO | resistive VDD pull-up | SDO | |
| SDI | High Z | SDI | |
| SCLK | High Z | SCLK | |
| NSEL | High Z | NSEL | |



4. Modulation and Hardware Configuration Options

The Si446x supports different modulation options and can be used in various configurations to tailor the device to any specific application or legacy system for drop in replacement. The modulation and configuration options are set in API property, MODEM MOD TYPE. Refer to the API documentation for details on modem related properties.

4.1. Modulation Types

The Si446x supports five different modulation options: Gaussian frequency shift keying (GFSK), frequency-shift keying (FSK), four-level GFSK (4GFSK), four-level FSK (4FSK), and on-off keying (OOK). Minimum shift keying (MSK) can also be created by using GFSK with the appropriate modulation index (h = 0.5). GFSK is the recommended modulation type as it provides the best performance and cleanest modulation spectrum. The modulation type is set by the "MOD_TYPE[2:0]" field in the "MODEM_MOD_TYPE" API property. A continuous-wave (CW) carrier may also be selected for RF evaluation purposes. The modulation source may also be selected to be a pseudo-random source for evaluation purposes.

4.2. Hardware Configuration Options

There are different receive demodulator options to optimize the performance and mutually-exclusive options for how the RX/TX data is transferred from the host MCU to the RF device.

4.2.1. Receive Demodulator Options

There are multiple demodulators integrated into the device to optimize the performance for different applications, modulation formats, and packet structures. The calculator built into WDS will choose the optimal demodulator based on the input criteria.

4.2.1.1. Synchronous Demodulator

The synchronous demodulator's internal frequency error estimator acquires the frequency error based on a 101010 preamble structure. The bit clock recovery circuit locks to the incoming data stream within four transactions of a "10" or "01" bit stream. The synchronous demodulator gives optimal performance for 2- or 4-level (G)FSK modulation that has a modulation index less than 2.

4.2.1.2. Asynchronous Demodulator

The asynchronous demodulator should be used for OOK modulation and for (G)FSK modulation under one or more of the following conditions:

- Modulation index > 2
- Non-standard preamble (not 1010101... pattern)

When the modulation index exceeds 2, the asynchronous demodulator has better sensitivity compared to the synchronous demodulator. An internal deglitch circuit provides a glitch-free data output and a data clock signal to simplify the interface to the host. There is no requirement to perform deglitching in the host MCU. The asynchronous demodulator will typically be utilized for legacy systems and will have many performance benefits over devices used in legacy designs. Unlike the Si4432/31 solution for non-standard packet structures, there is no requirement to perform deglitching on the data in the host MCU. Glitch-free data is output from Si446x devices, and a sample clock for the asynchronous data can also be supplied to the host MCU; so, oversampling or bit clock recovery is not required by the host MCU. There are multiple detector options in the asynchronous demodulator block, which will be selected based upon the options entered into the WDS calculator. The asynchronous demodulator's internal frequency error estimator is able to acquire the frequency error based on any preamble structure.

4.2.2. RX/TX Data Interface With MCU

There are two different options for transferring the data from the RF device to the host MCU. FIFO mode uses the SPI interface to transfer the data, while direct mode transfers the data in real time over a GPIO pin.

4.2.2.1. FIFO Mode

In FIFO mode, the transmit and receive data is stored in integrated FIFO register memory. The TX FIFO is accessed by writing command 66h followed directly by the data/clk that the host wants to write into the TX FIFO. The RX FIFO is accessed by writing command 77h followed by the number of clock cycles of data the host would like to read out of the RX FIFO. The RX data will be clocked out onto the SDO pin.

SHIFTON LADS

In TX FIFO mode, the data bytes stored in FIFO memory are "packaged" together with other fields and bytes of information to construct the final transmit packet structure. These other potential fields include the Preamble, Sync word, and CRC checksum. In TX mode, the packet structure may be highly customized by enabling or disabling individual fields; for example, it is possible to disable both the Preamble and Sync Word fields and to load the entire packet structure into FIFO memory. For further information on the configuration of the FIFOs for a specific application or packet size, see "6. Data Handling and Packet Handler" on page 38. In RX mode, the Packet Handler must be enabled to allow storage of received data bytes into RX FIFO memory. The Packet Handler is required to detect the Sync Word, and proper detection of the Sync Word is required to determine the start of the Payload. All bytes after the Sync Word are stored in RX FIFO memory except the CRC checksum and (optionally) the variable packet length byte(s). When the FIFO is being used in RX mode, all of the received data may still be observed directly (in realtime) by properly programming a GPIO pin as the RXDATA output pin; this can be quite useful during application development. When in FIFO mode, the chip will automatically exit the TX or RX State when either the PACKET SENT or PACKET RX interrupt occurs. The chip will return to the state programmed in the argument of the "START TX" or "START RX" API command, TXCOMPLETE_STATE[3:0] or RXVALID STATE[3:0]. For example, the chip may be placed into READY mode after a TX packet by sending the "START TX" command and by writing 30h to the TXCOMPLETE STATE[3:0] argument. The chip will transmit all of the contents of the FIFO, and the PACKET_SENT interrupt will occur. When this event occurs, the chip will return to the READY state as defined by TXCOMPLETE_STATE[3:0] = 30h.

4.2.2.2. FIFO Direct Mode (Infinite Receive)

In some applications, there is a need to receive extremely long packets (greater than 40 kB) while relying on preamble and sync word detection from the on-chip packet handler. In these cases, the packet length is unknown, and the device will load the bits after the sync word into the RX FIFO forever. Other features, such as Data Whitening, CRC, Manchester, etc., are supported in this mode, but CRC calculation is not because the end of packet is unknown to the device. The RX data and clock are also available on GPIO pins. The host MCU will need to reset the packet handler by issuing a START_RX to begin searching for a new packet.

4.2.2.3. Automatic TX Packet Repeat

In TX mode, there is an option to send the FIFO contents repeatedly with a user-defined number of times to repeat. This is limited to the FIFO size, and the entire contents of the packet including preamble and sync word need to be loaded into the TX FIFO. This is selectable via the START_TX API, and packets will be sent without any gaps between them.

4.2.2.4. Direct Mode

For legacy systems that perform packet handling within the host MCU or other baseband chip, it may not be desirable to use the FIFO. For this scenario, a Direct mode is provided, which bypasses the FIFOs entirely. In TX Direct mode, the TX modulation data is applied to an input pin of the chip and processed in "real time" (i.e., not stored in a register for transmission at a later time). Any of the GPIOs may be configured for use as the TX Data input function. Furthermore, an additional pin may be required for a TX Clock output function if GFSK modulation is desired (only the TX Data input pin is required for FSK or OOK). To achieve direct mode, the desired GPIO pin must be configured as a digital input by setting the GPIO_PIN_CFG API command = enumeration 0x04 in addition to setting the MODEM_MOD_TYPE API property to source the TXDATA stream from that same GPIO pin. For GFSK, "TX_DIRECT_MODE_TYPE" must be set to synchronous. For 2FSK or OOK, the type can be set to asynchronous or synchronous. The MOD_SOURCE[1:0] field within the MODEM_MOD_TYPE property should be set = 0x01h for all Direct mode configurations. In RX Direct mode, the RX Data and RX Clock can be programmed for direct (real-time) output to GPIO pins. The microcontroller may then process the RX data without using the FIFO or packet handler functions of the RFIC.

