Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Si4700-B15

SILICON LABORATORIES®

BROADCAST FM RADIO TUNER FOR PORTABLE APPLICATIONS

Features

- This data sheet applies to Si4700 Silicon Revision B, Firmware 15 and greater
- Worldwide FM band support (76–108 MHz)
- Digital low-IF receiver
- Frequency synthesizer with integrated VCO
- Seek tuning
- Automatic frequency control (AFC)
- Automatic gain control (AGC)
- Excellent overload immunity
- Signal strength measurement
- Programmable de-emphasis (50/75 μs)
- Adaptive noise suppression
- Volume control
- Line-level analog output
- 32.768 kHz reference clock
- 2-wire and 3-wire control interface
- 2.7 to 5.5 V supply voltage
- Integrated LDO regulator allows direct connection to battery
- 4x4 mm 24-pin QFN package
  - Pb-free/RoHS compliant

Applications

- Cellular handsets
- MP3 players
- Portable radios
- USB FM radio
- PDAs
- Notebook PCs
- Car audio/RDS
- Media players
- Consumer electronics

Description

The Si4700/01 integrates the complete tuner function from antenna input to stereo audio output for FM broadcast radio reception.

Functional Block Diagram

Ordering Information:
See page 34.

Pin Assignments (Top View)

Si4700/01-GM

Patents pending

Notes:
1. To ensure proper operation and FM receiver performance, follow the guidelines in "AN231: Si4700/01 Headphone and Antenna Interface." Silicon Laboratories will evaluate schematics and layouts for qualified customers.
2. Place Si4700/01 as close as possible to antenna jack and keep the FMIP trace as short as possible.

Confidential Rev. 1.0

TABLE OF CONTENTS

SILICON LABORATORIES

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Digital Supply Voltage	V_D		2.7	—	5.5	V
Analog Supply Voltage	V_A		2.7	—	5.5	V
Interface Supply Voltage	V_{IO}		1.5	—	3.6	V
Ambient Temperature	T_A		–20	25	85	°C
Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at $V_D = V_A = 3.3$ V and 25 °C unless otherwise stated. Parameters are tested in production unless otherwise stated.						

Table 2. Absolute Maximum Ratings[1,2]

Parameter	Symbol	Value	Unit
Digital Supply Voltage	V_D	–0.5 to 5.8	V
Analog Supply Voltage	V_A	–0.5 to 5.8	V
Interface Supply Voltage	V_{IO}	–0.5 to 3.9	V
Input Current[3]	I_{IN}	±10	mA
Input Voltage[3]	V_{IN}	–0.3 to (V_{IO} + 0.3)	V
Operating Temperature	T_{OP}	–40 to 95	°C
Storage Temperature	T_{STG}	–55 to 150	°C
RF Input Level[4]		0.4	V_{pK}

Notes:
1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure beyond recommended operating conditions for extended periods may affect device reliability.
2. The Si4700/01 device is a high-performance RF integrated circuit with an ESD rating of < 2 kV HBM. Handling and assembly of this device should only be done at ESD-protected workstations.
3. For input pins SCLK, SEN, SDIO, RST, RCLK, GPIO1, GPIO2, and GPIO3.
4. At RF input pins.

SILICON LABORATORIES

Table 3. DC Characteristics

($V_D = V_A$ = 2.7 to 5.5 V, V_{IO} = 1.5 to 3.6 V, T_A = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Analog Supply Current[1]	I_A	ENABLE = 1	—	13.3	14.5	mA
Analog Supply Current[1,2,3,4]	I_A	ENABLE = 1 Low SNR level	—	14.1	15.4	mA
Analog Powerdown Current[1,5,6]	I_{PDA}	ENABLE = 0	—	2.4	5	µA
Digital Supply Current[1]	I_D	ENABLE = 1	—	4.3	7.0	mA
Digital Supply Current[1,2,3,4]	I_D	ENABLE = 1 Low SNR level	—	4.1	6.5	mA
Digital Powerdown Current[1,5,6]	I_{PDD}	ENABLE = 0	—	2.0	5	µA
Interface Supply Current[1]	I_{IO}	ENABLE = 1	—	420	560	µA
Interface Powerdown Current[1,5,6,7]	I_{IO}	SCLK, RCLK inactive ENABLE = 0	—	1.2	3	µA
High Level Input Voltage[8]	V_{IH}		0.7 x V_{IO}	—	V_{IO} + 0.3	V
Low Level Input Voltage[8]	V_{IL}		–0.3	—	0.3 x V_{IO}	V
High Level Input Current[8]	I_{IH}	$V_{IN} = V_{IO}$ = 3.6 V	–10	—	10	µA
Low Level Input Current[8]	I_{IL}	V_{IN} = 0 V, V_{IO} = 3.6 V	–10	—	10	µA
High Level Output Voltage[9]	V_{OH}	I_{OUT} = 500 µA	0.8 x V_{IO}	—	—	V
Low Level Output Voltage[9]	V_{OL}	I_{OUT} = –500 µA	—	—	0.2 x V_{IO}	V

Notes:
1. Refer to Register 02h, "Power Configuration" on page 21 for ENABLE bit description.
2. The LNA is automatically switched to higher current mode for optimum sensitivity in low SNR conditions.
3. Analog and digital supply currents are simultaneously adjusted based on SNR level.
4. Stereo and RDS functionality are disabled at low SNR levels.
5. Specifications are guaranteed by characterization.
6. Refer to Section 4.9. "Reset, Powerup, and Powerdown" on page 16.
7. All GPIO pins are grounded.
8. For input pins SCLK, SEN, SDIO, RST, RCLK, GPIO1, GPIO2, and GPIO3.
9. For output pins SDIO, GPIO1, GPIO2, and GPIO3.

Table 4. Reset Timing Characteristics

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
$\overline{RST}\downarrow$, GPIO3 Input to $\overline{RST}\uparrow$ Setup	t_{SRST}	Busmode Select Method 1*	100	—	—	µs
$\overline{SEN}$, SDIO Input to $\overline{RST}\uparrow$ Setup	t_{SRST}		30	—	—	ns
$\overline{SEN}$, SDIO, GPIO3 Input to $\overline{RST}\uparrow$ Hold	t_{HRST}		30	—	—	ns
GPIO1, GPIO3 Input to $\overline{RST}\uparrow$ Setup	t_{SRST}	Busmode Select Method 2	30	—	—	ns
GPIO1, GPIO3 Input to $\overline{RST}\uparrow$ Hold	t_{HRST}		30	—	—	ns

*Note: In Busmode Select Method 1, GPIO3 may be left high-Z (minimum pullup 10 MΩ), be left floating, or pulled low to be backwards compatible with silicon revision A. If GPIO3 is pulled low then the minimum t_{SRST} for $\overline{RST}\downarrow$, GPIO3 input to $\overline{RST}\uparrow$ setup is only 30 nS.

Figure 1. Reset Timing Parameters for Busmode Select Method 1

Figure 2. Reset Timing Parameters for Busmode Select Method 2

SILICON LABORATORIES

Table 5. 3-Wire Control Interface Characteristics

$(V_D = V_A = 2.7 \text{ to } 5.5 \text{ V}, V_{IO} = 1.5 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK Frequency	f_{CLK}		0	—	2.5	MHz
SCLK High Time	t_{HIGH}		25	—	—	ns
SCLK Low Time	t_{LOW}		25	—	—	ns
SDIO Input, $\overline{SEN}$ to SCLK ↑ Setup	t_S		20	—	—	ns
SDIO Input to SCLK ↑ Hold	t_{HSDIO}		10	—	—	ns
$\overline{SEN}$ Input to SCLK ↓ Hold	t_{HSEN1}		10	—	—	ns
$\overline{SEN}$ Input to SCLK ↑ Hold	t_{HSEN2}		10	—	—	ns
SCLK ↑ to SDIO Output Valid	t_{CDV}	Read	2	—	25	ns
SCLK ↑ to SDIO Output High Z	t_{CDZ}	Read	2	—	25	ns

Figure 3. 3-Wire Control Interface Write Timing Parameters

Figure 4. 3-Wire Control Interface Read Timing Parameters

Table 6. 2-Wire Control Interface Characteristics[1]

($V_D = V_A$ = 2.7 to 5.5 V, V_{IO} = 1.5 to 3.6 V, T_A = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK Frequency	f_{SCL}		0	—	400	kHz
SCLK Low Time	t_{LOW}		1.3	—	—	µs
SCLK High Time	t_{HIGH}		0.6	—	—	µs
SCLK Input to SDIO ↓ Setup (START)	$t_{SU:STA}$		0.6	—	—	µs
SCLK Input to SDIO ↓ Hold (START)	$t_{HD:STA}$		0.6	—	—	µs
SDIO Input to SCLK ↑ Setup	$t_{SU:DAT}$		100	—	—	ns
SDIO Input to SCLK ↓ Hold[2,3]	$t_{HD:DAT}$		0	—	900	ns
SCLK input to SDIO ↑ Setup (STOP)	$t_{SU:STO}$		0.6	—	—	µs
STOP to START Time	t_{BUF}		1.3	—	—	µs
SDIO Output Fall Time	$t_{f:OUT}$		$20 + 01.C_b$	—	250	ns
SDIO Input, SCLK Rise/Fall Time	$t_{f:IN}$ $t_{r:IN}$		$20 + 01.C_b$	—	300	ns
SCLK, SDIO Capacitive Loading	C_b		—	—	50	pF
Input Filter Pulse Suppression	t_{SP}		—	—	50	ns

Notes:
1. When V_{IO} = 0 V, SCLK and SDIO are low impedance.
2. As a transmitter, the Si4700/01 delays SDIO by a minimum of 300 ns from the V_{IH} threshold of SCLK to comply with the 0 ns $t_{HD:DAT}$ specification.
3. The maximum $t_{HD:DAT}$ has only to be met when f_{SCL} = 400 kHz. At frequencies below 400 kHz, $t_{HD:DAT}$ may be violated so long as all other timing parameters are met.

SILICON LABORATORIES

Figure 5. 2-Wire Control Interface Read and Write Timing Parameters


Figure 6. 2-Wire Control Interface Read and Write Timing Diagram

SILICON LABORATORIES

Table 7. FM Receiver Characteristics[1,2]

$(V_D = V_A = 2.7$ to 5.5 V, $V_{IO} = 1.5$ to 3.6 V, $T_A = -20$ to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Frequency	f_{RF}		76	—	108	MHz
Sensitivity[3,4,5,6,7]		(S+N)/N = 26 dB	—	2.5	3.5	µV EMF
RDS Sensitivity		Δf = 2 kHz, RDS BLER < 5%	—	15	—	µV EMF
LNA Input Resistance[8,9]			3	4	5	kΩ
LNA Input Capacitance[8,9]			4	5	6	pF
Input IP3[9,10]			105	108	—	dBµV EMF
AM Suppression[3,4,5,8,9]		m = 0.3	40	55	—	dB
Adjacent Channel Selectivity		±200 kHz	35	50	—	dB
Alternate Channel Selectivity		±400 kHz	60	70	—	dB
Spurious Response Rejection[9]		In-band	35	—	—	dB
RCLK Frequency			—	32.768	—	kHz
RCLK Frequency Tolerance[11]		SPACE[1:0] = 00 or 01	–200	—	200	ppm
		SPACE[1:0] = 10	–50	—	50	
Audio Output Voltage[3,4,5,8]			72	80	90	mV$_{RMS}$
Audio Output L/R Imbalance[3,4,8,12]			—	—	1	dB
Audio Band Limits[3,4,8,9]		±1.5 dB	30	—	15k	Hz
Audio Stereo Separation[3,8,12]			25	—	—	dB
Audio S/N[3,4,5,6,8,9]			58	63	—	dB
Audio THD[3,4,8,12]			—	0.1	0.5	%

Notes:
1. Additional testing information is available in Application Note AN234. Volume = maximum for all tests.
2. To ensure proper operation and FM receiver performance, follow the guidelines in "AN231: Si4700/01 Headphone and Antenna Interface." Silicon Laboratories will evaluate schematics and layouts for qualified customers.
3. F_{MOD} = 1 kHz, 75 µs de-emphasis
4. MONO = 1, and L = R unless noted otherwise.
5. Δf = 22.5 kHz.
6. B_{AF} = 300 Hz to 15 kHz, A-weighted.
7. Sensitivity without matching network.
8. Measured at V_{EMF} = 1 mV, f_{RF} = 76 to 108 MHz.
9. Guaranteed by characterization.
10. $|f_2 - f_1| > 1$ MHz, $f_0 = 2 \times f_1 - f_2$. AGC is disabled by setting AGCD = 1. Refer to "6. Register Descriptions" on page 20.
11. The channel spacing is selected with the SPACE[1:0] bits. Refer to "6. Register Descriptions" on page 20. Seek/Tune timing is guaranteed for 100 and 200 kHz channel spacing.
12. Δf = 75 kHz.
13. The de-emphasis time constant is selected with the DE bit. Refer to "6. Register Descriptions" on page 20.
14. At LOUT and ROUT pins.

SILICON LABORATORIES

Table 7. FM Receiver Characteristics[1,2] (Continued)

($V_D = V_A$ = 2.7 to 5.5 V, V_{IO} = 1.5 to 3.6 V, T_A = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
De-emphasis Time Constant[13]		DE = 0	70	75	80	µs
		DE = 1	45	50	54	µs
Audio Common Mode Voltage[14]		ENABLE = 1	0.7	0.8	0.9	V
Audio Common Mode Voltage		ENABLE = 0 AHIZEN = 1	—	0.5 x V_{IO}	—	V
Audio Output Load Resistance[9,14]	R_L	Single-ended	10	—	—	kΩ
Audio Output Load Capacitance[9,14]	C_L	Single-ended	—	—	50	pF
Seek/Tune Time[9,11]		SPACE[1:0] = 0x, RCLK tolerance = 200 ppm, (x = 0 or 1)	—	—	60	ms/channel
Powerup Time		From powerdown (Write ENABLE bit to 1)	—	—	110	ms
RSSI Offset		Input levels of 8 and 50 dBµV at RF input	–3	—	3	dB

Notes:
1. Additional testing information is available in Application Note AN234. Volume = maximum for all tests.
2. To ensure proper operation and FM receiver performance, follow the guidelines in "AN231: Si4700/01 Headphone and Antenna Interface." Silicon Laboratories will evaluate schematics and layouts for qualified customers.
3. F_{MOD} = 1 kHz, 75 µs de-emphasis
4. MONO = 1, and L = R unless noted otherwise.
5. Δf = 22.5 kHz.
6. B_{AF} = 300 Hz to 15 kHz, A-weighted.
7. Sensitivity without matching network.
8. Measured at V_{EMF} = 1 mV, f_{RF} = 76 to 108 MHz.
9. Guaranteed by characterization.
10. |$f_2 – f_1$| > 1 MHz, $f_0 = 2 x f_1 – f_2$. AGC is disabled by setting AGCD = 1. Refer to "6. Register Descriptions" on page 20.
11. The channel spacing is selected with the SPACE[1:0] bits. Refer to "6. Register Descriptions" on page 20. Seek/Tune timing is guaranteed for 100 and 200 kHz channel spacing.
12. Δf = 75 kHz.
13. The de-emphasis time constant is selected with the DE bit. Refer to "6. Register Descriptions" on page 20.
14. At LOUT and ROUT pins.

Si4700-B15

2. Typical Application Schematic

GPIO1
GPIO2
GPIO3

24 GND
23 NC
22 NC
21 GPIO1
20 GPIO2
19 GPIO3

U1
Si4700/01-GM

1 GND
2 FMIP — FMIP
3 RFGND — RFGND
4 FMIN
5 GND
6 GND

7 RST
8 SEN
9 SCLK
10 SDIO
11 RCLK
12 VIO

RST
SEN
SCLK
SDIO
RCLK
VIO
1.5 to 3.6 V

18 VA
17 GND
16 LOUT — LOUT
15 ROUT — ROUT
14 GND
13 VD

VBATTERY
2.7 to 5.5 V

C1

Notes:
1. Place C1 close to VD pin.
2. All grounds connect directly to GND plane on PCB.
3. Pins 22 and 23 are no connects, leave floating.
4. To ensure proper operation and FM receiver performance, follow the guidelines in "AN231: Si4700/01 Headphone and Antenna Interface." Silicon Laboratories will evaluate schematics and layouts for qualified customers.
5. Pin 2 connects to the antenna interface, refer to "AN231: Si4700/01 Headphone and Antenna Interface."
6. RFGND should be locally isolated from GND, refer to "AN231: Si4700/01 Headphone and Antenna Interface."
7. Place Si4700/01 as close as possible to antenna jack and keep the FMIP trace as short as possible.

3. Bill of Materials

Component(s)	Value/Description	Supplier(s)
C1	Supply bypass capacitor, 22 nF, ±20%, Z5U/X7R	Murata
U1	Si4700/01 FM Radio Tuner	Silicon Laboratories

SILICON LABORATORIES

4. Functional Description

Figure 7. Si4700/01 FM Receiver Block Diagram

4.1. Overview

Leveraging Silicon Laboratories' proven Aero® digital low intermediate frequency (low-IF) receiver architecture and frequency synthesizer technology, the Si4700/01 is the industry's first digital FM radio tuner IC implemented using a standard CMOS process. The Si4700/01 delivers superior RF performance and interference rejection by utilizing on-chip digital signal processing, resulting in optimum sound quality with varying reception conditions. Requiring only one external supply bypass capacitor and 20 mm² of board space, the Si4700/01 enables FM radio functionality to be added to a variety of portable devices where board space, performance, low power consumption, and ease of use are essential.

The high level of integration and ease of use simplifies design-in, increases quality, and improves manufacturability. The Si4700/01 uses a streamlined programming model, which further reduces product development time. Power management is also simplified with an integrated regulator allowing direct connection to a 2.7 to 5.5 V battery.

The Si4701 incorporates a digital processor for the European Radio Data System (RDS) and the North American Radio Broadcast Data System (RBDS) including all required symbol decoding, block synchronization, error detection, and error correction functions. Using this feature, the Si4701 enables broadcast data such as station identification and song name to be displayed to the user.

4.2. FM Receiver

The Si4700/01's patented digital low-IF architecture reduces external components and eliminates the need for factory adjustments. The receive (RX) section integrates a low noise amplifier (LNA) supporting the worldwide FM broadcast band (76 to 108 MHz). An automatic gain control (AGC) circuit controls the gain of the LNA to optimize sensitivity and rejection of strong interferers. For testing purposes, the AGC can be disabled with the AGCD bit. Refer to Section 6. "Register Descriptions" on page 20 for additional programming and configuration information.

The Si4700/01 architecture and antenna design increases system performance. To ensure proper performance and operation, designers should refer to the guidelines in "AN231: Si4700/01 Headphone and Antenna Interface". Conformance to these guidelines will help to ensure excellent performance even in weak signal or noisy environments.

An image-reject mixer downconverts the RF signal to low-IF. The quadrature mixer output is amplified, filtered, and digitized with high resolution analog-to-digital converters (ADCs). This advanced architecture achieves superior performance by using digital signal processing (DSP) to perform channel selection, FM demodulation, and stereo audio processing compared to traditional analog architectures.

SILICON LABORATORIES

4.3. General Purpose I/O Pins

The pins GPIO1–3 can serve multiple functions. GPIO1 and GPIO3 can be used to select between 2-wire and 3-wire modes for the control interface as the device is brought out of reset. See Section "4.9. Reset, Powerup, and Powerdown". After powerup of the device, the GPIO1–3 pins can be used as general purpose inputs/outputs, and the GPIO2–3 pins can be used as interrupt request pins for the seek/tune or RDS ready functions and as a stereo/mono indicator respectively. See register 4, bits [5:0] in Section "6. Register Descriptions" for information on the control of these pins. It is recommended that the GPIO2–3 pins not be used as interrupt request outputs until the powerup time has completed (see Section "4.9. Reset, Powerup, and Powerdown"). The GPIO3 pin has an internal, 1 MΩ, ±15% pull-down resistor that is only active while RST is low. General purpose input/output functionality is available regardless of the state of the V_A and V_D supplies, or the ENABLE and DISABLE bits.

4.4. RDS/RBDS Processor and Functionality

The Si4701 implements an RDS/RBDS* processor for symbol decoding, block synchronization, error detection, and error correction.

4.5. Stereo Audio Processing

The output of the FM demodulator is a stereo multiplexed (MPX) signal. The MPX standard was developed in 1961 and is used worldwide. Today's MPX signal format consists of left + right (L+R) audio, left − right (L–R) audio, a 19 kHz pilot tone, and RDS/RBDS data as shown in Figure 8 below.

Figure 8. MPX Signal Spectrum

The Si4700/01's integrated stereo decoder automatically decodes the MPX signal. The 0 to 15 kHz (L+R) signal is the mono output of the FM tuner. Stereo is generated from the (L+R), (L-R), and a 19 kHz pilot tone. The pilot tone is used as a reference to recover the (L-R) signal. Separate left and right channels are obtained by adding and subtracting the (L+R) and (L-R)

signals, respectively. The Si4701 uses frequency information from the 19 kHz stereo pilot to recover the 57 kHz RDS/RBDS signal.

Adaptive noise suppression is employed to gradually combine the stereo left and right audio channels to a mono (L+R) audio signal as the signal quality degrades to maintain optimum sound fidelity under varying reception conditions. The signal level range over which the stereo to mono blending occurs can be adjusted by setting the BLNDADJ[1:0] register. Stereo/mono status can be monitored with the ST register bit and mono operation can be forced with the MONO register bit.

Pre-emphasis and de-emphasis is a technique used by FM broadcasters to improve the signal-to-noise ratio of FM receivers by reducing the effects of high frequency interference and noise. When the FM signal is transmitted, a pre-emphasis filter is applied to accentuate the high audio frequencies. All FM receivers incorporate a de-emphasis filter which attenuates high frequencies to restore a flat frequency response. Two time constants, 50 or 75 µs, are used in various regions. The de-emphasis time constant is programmable with the DE bit.

High-fidelity stereo digital-to-analog converters (DACs) drive analog audio signals onto the LOUT and ROUT pins. The audio output may be muted with the DMUTE bit. Volume can be adjusted digitally with the VOLUME[3:0] bits.

The soft mute feature is available to attenuate the audio outputs and minimize audible noise in very weak signal conditions. The soft mute attack and decay rate can be adjusted with the SMUTER[1:0] bits where 00 is the fastest setting. The soft mute attenuation level can be adjusted with the SMUTEA[1:0] bits where 00 is the most attenuated. The soft mute disable (DSMUTE) bit may be set high to disable this feature.

4.6. Tuning

The Si4700/01 uses Silicon Laboratories' patented and proven frequency synthesizer technology including a completely integrated VCO. The frequency synthesizer generates the quadrature local oscillator signal used to downconvert the RF input to a low intermediate frequency. The VCO frequency is locked to the reference clock and adjusted with an automatic frequency control (AFC) servo loop during reception.

The tuning frequency is defined as:

$$\text{Freq (MHz)} = \text{Spacing (kHz)} \times \text{Channel} + \text{Bottom of Band (MHz)}$$

Channel spacing of 50, 100 or 200 kHz is selected with bits SPACE[1:0]. The channel is selected with bits CHAN[9:0]. The bottom of the band is set to 76 MHz or 87.5 MHz with the bits BAND[1:0]. The tuning operation

SILICON LABORATORIES

begins by setting the TUNE bit. After tuning completes, the seek/tune complete (STC) bit will be set and the RSSI level is available by reading bits RSSI[7:0]. The TUNE bit must be set low after the STC bit is set high in order to complete the tune operation and clear the STC bit.

Seek tuning searches up or down for a channel with an RSSI greater than or equal to the seek threshold set with the SEEKTH[7:0] bits. In addition, an optional SNR and/or impulse noise detector may be used to qualify valid stations. The SKSNR[3:0] bits set the SNR threshold required. The SKCNT[3:0] bits set the impulse noise threshold. Using the extra seek qualifiers can reduce false stops and, in combination with lowering the RSSI seek threshold, increase the number of found stations. The SNR and impulse noise detectors are disabled by default.

Two seek modes are available. When the seek mode (SKMODE) bit is low and a seek is initiated, the device seeks through the band, wraps from one band edge to the other, and continues seeking. If the seek operation was unable to find a channel, the seek failure/band limit (SF/BL) bit will be set high and the device will return to the channel selected before the seek operation began. When the SKMODE bit is high and a seek is initiated, the device seeks through the band until the band limit is reached and the SF/BL bit will be set high. A seek operation is initiated by setting the SEEK and SEEKUP bits. After the seek operation completes, the STC bit will be set, and the RSSI level and tuned channel are available by reading bits RSSI[7:0] and bits READCHAN[9:0]. During a seek operation READCHAN[9:0] is also updated and may be read to determine seek progress. The STC bit will be set after the seek operation completes. The channel is valid if the seek operation completes and the SF/BL bit is set low. At other times, such as before a seek operation or after a seek completes and the SF/BL bit is set high, the channel is valid if the AFC Rail (AFCRL) bit is set low and the value of RSSI[7:0] is greater than or equal to SEEKTH[7:0]. Note that if the AFCRL bit is set, the audio output is muted as in the softmute case discussed in Section "4.5. Stereo Audio Processing". The SEEK bit must be set low after the STC bit is set high in order to complete the seek operation and clear the STC and SF/BL bits. The seek operation may be aborted by setting the SEEK bit low at any time.

The device can be configured to generate an interrupt on GPIO2 when a tune or seek operation completes. Setting the seek/tune complete (STCIEN) bit and GPIO2[1:0] = 01 will configure GPIO2 for a 5 ms low interrupt when the STC bit is set by the device.

For additional recommendations on optimizing the seek function, consult "AN284: Si4700/01 Firmware 15 Seek Adjustability and Settings."

4.7. Reference Clock

The Si4700/01 accepts a 32.768 kHz reference clock to the RCLK pin. The reference clock is required whenever the ENABLE bit is set high. Refer to Table 3, "DC Characteristics," on page 5 for switching voltage levels and Table 7, "FM Receiver Characteristics," on page 10 for frequency tolerance information.

4.8. Control Interface

Two-wire slave-transceiver and three-wire interfaces are provided for the controller IC to read and write the control registers. Refer to "4.9. Reset, Powerup, and Powerdown" for a description of bus mode selection. Registers may be written and read when the V_{IO} supply is applied regardless of the state of the V_D or V_A supplies. RCLK is not required for proper register operation.

4.8.1. 3-Wire Control Interface

For three-wire operation, a transfer begins when the SEN pin is set low on a rising SCLK edge. The control word is latched internally on rising SCLK edges and is nine bits in length, comprised of a four bit chip address A7:A4 = 0110b, a read/write bit (write = 0 and read = 1), and a four bit register address, A3:A0. The ordering of the control word is A7:A5, R/$\overline{W}$, A4:A0. Refer to Section 5. "Register Summary" on page 19 for a list of all registers and their addresses.

For write operations, the serial control word is followed by a 16-bit data word and is latched internally on rising SCLK edges.

For read operations, a bus turn-around of half a cycle is followed by a 16-bit data word shifted out on rising SCLK edges and is clocked into the system controller on falling SCLK edges. The transfer ends on the rising SCLK edge after SEN is set high. Note that 26 SCLK cycles are required for a transfer, however, SCLK may run continuously.

For details on timing specifications and diagrams, refer to Table 5, "3-Wire Control Interface Characteristics," on page 7, Figure 3, "3-Wire Control Interface Write Timing Parameters," on page 7, and Figure 4, "3-Wire Control Interface Read Timing Parameters," on page 7.

4.8.2. 2-wire Control Interface

For two-wire operation, a transfer begins with the START condition. The control word is latched internally on rising SCLK edges and is eight bits in length, comprised of a seven bit device address equal to 0010000b and a read/write bit (write = 0 and read = 1). The device acknowledges the address by setting SDIO

low on the next falling SCLK edge.

For write operations, the device acknowledge is followed by an eight bit data word latched internally on rising edges of SCLK. The device always acknowledges the data by setting SDIO low on the next falling SCLK edge. An internal address counter automatically increments to allow continuous data byte writes, starting with the upper byte of register 02h, followed by the lower byte of register 02h, and onward until the lower byte of the last register is reached. The internal address counter then automatically wraps around to the upper byte of register 00h and proceeds from there until continuous writes cease. Data transfer ceases with the STOP command. After every STOP command, the internal address counter is reset.

For read operations, the device acknowledge is followed by an eight bit data word shifted out on falling SCLK edges. An internal address counter automatically increments to allow continuous data byte reads, starting with the upper byte of register 0Ah, followed by the lower byte of register 0Ah, and onward until the lower byte of the last register is reached. The internal address counter then automatically wraps around to the upper byte of register 00h and proceeds from there until continuous reads cease. After each byte of data is read, the controller IC should return an acknowledge if an additional byte of data will be requested. Data transfer ceases with the STOP command. After every STOP command, the internal address counter is reset.

For details on timing specifications and diagrams, refer to Table 6, "2-Wire Control Interface Characteristics[1]," on page 8, Figure 5, "2-Wire Control Interface Read and Write Timing Parameters," on page 9 and Figure 6, "2-Wire Control Interface Read and Write Timing Diagram," on page 9.

4.9. Reset, Powerup, and Powerdown

Driving the $\overline{RST}$ pin low will disable the Si4700/01 and its control bus interface, and reset the registers to their default settings. Driving the $\overline{RST}$ pin high will bring the device out of reset. As the part is brought out of reset, one of two methods may be used to select between 2-wire and 3-wire control interface operation.

Busmode select method 1, which is compatible with the Si4700/01 revision A, requires the use of the GPIO3, $\overline{SEN}$, and SDIO pins. The GPIO3 pin should be externally driven low, set to hi-Z or float, and the SDIO pin should be externally driven low on the rising edge of $\overline{RST}$. GPIO3 has an internal 1 MΩ pulldown resistor. To ensure proper bus mode selection, no less than a 10 MΩ pull-up should be used on the GPIO3 pin. To select 2-wire operation of the control interface, the $\overline{SEN}$ pin should be externally driven high on the rising edge

of $\overline{RST}$. To select 3-wire operation of the control interface, the $\overline{SEN}$ pin should be externally driven low on the rising edge of $\overline{RST}$. Refer to Table 4, "Reset Timing Characteristics," on page 6 and Figure 1, "Reset Timing Parameters for Busmode Select Method 1," on page 6.

Busmode select method 2 only requires the use of the GPIO3 and GPIO1 pins. The GPIO3 pin should be driven high on the rising edge of $\overline{RST}$. Using this control interface bus selection method, a 100 kΩ or lower pull-up resistor should be used on the GPIO3 pin. To select 2-wire operation of the control interface, the GPIO1 pin should be externally driven high on the rising edge of $\overline{RST}$. To select 3-wire operation of the control interface, the GPIO1 pin should be externally driven low on the rising edge of $\overline{RST}$. Refer to Table 4, "Reset Timing Characteristics," on page 6 and Figure 2, "Reset Timing Parameters for Busmode Select Method 2," on page 6. Table 8 below summarizes the two bus selection methods.

Table 8. Selecting 2-wire or 3-wire control interface busmode operation[1]

Busmode Select Method	$\overline{SEN}$	SDIO	GPIO1	GPIO3[2]	Bus mode
1	0	0	X	0[3]	3-wire
1	1	0	X	0[3]	2-wire
2	X	X	0	1[4]	3-wire
2	X	X	1	1[4]	2-wire

Notes:
1. All parameters applied on rising edge of $\overline{RST}$.
2. GPIO3 is internally pulled down with a 1 MΩ resistor.
3. GPIO3 should be externally driven low, set to high-Z (10 MΩ or greater pull-up) or float.
4. GPIO3 should be externally driven high (100 kΩ or smaller pull-up).

When proper voltages are applied to the Si4700/01, the ENABLE and DISABLE bits in register 02h can be used to select between powerup and powerdown modes. When voltage is first applied to the device, ENABLE = DISABLE = 0. Setting ENABLE = 1 and DISABLE = 0 puts the device in powerup mode. To power down the device, the ENABLE and DISABLE bits should both be written to 1. After being written to 1, both bits will get cleared as part of the internal device powerdown sequence. To put the device back into powerup mode, set ENABLE = 1 and DISABLE = 0 as described above. The ENABLE bit should never be written to a 0.

SILICON LABORATORIES

4.10. Audio Output Summation

The audio outputs LOUT and ROUT may be capacitively summed with another device. Setting the audio high-Z enable (AHIZEN) bit maintains a dc bias of $0.5 \times V_{IO}$ on the LOUT and ROUT pins to prevent the ESD diodes from clamping to the V_{IO} or GND rail in response to the output swing of the other device. The bias point is set with a 160 kΩ resistor to V_{IO} and GND. Register 07h containing the AHIZEN bit must not be written during the powerup sequence and only takes effect when in powerdown and V_{IO} is supplied. In powerup the LOUT and ROUT pins are set to the common mode voltage specified in Table 7, "FM Receiver Characteristics[1,2]," on page 10, regardless of the state of AHIZEN. Bits 13:0 of register 07h must be preserved as 0x0100 while in powerdown and as 0x3C04 while in powerup.

4.11. Initialization Sequence

Refer to Figure 9, "Initialization Sequence," on page 18.

To initialize the device:

1. Supply V_A and V_D.

2. Supply V_{IO} while keeping the $\overline{RST}$ pin low. Note that steps 1 and 2 may be reversed. Power supplies may be sequenced in any order.

3. Provide RCLK. Steps 3 and 4 may be reversed.

4. Select 2-wire or 3-wire control interface bus mode operation as described in Section 4.9. "Reset, Powerup, and Powerdown" on page 16.

5. Set the ENABLE bit high and the DISABLE bit low to powerup the device. Software should wait for the powerup time (as specified by Table 7, "FM Receiver Characteristics[1,2]," on page 10) before continuing with normal part operation.

To power down the device:

1. (Optional) Set the AHIZEN bit high to maintain a dc bias of 0.5 x V_{IO} volts at the LOUT and ROUT pins while in powerdown, but preserve the states of the other bits in Register 07h. Note that in powerup the LOUT and ROUT pins are set to the common mode voltage specified in Table 7 on page 10, regardless of the state of AHIZEN.

2. Set the ENABLE bit high and the DISABLE bit high to place the device in powerdown mode. Note that all register states are maintained so long as V_{IO} is supplied and the $\overline{RST}$ pin is high.

3. (Optional) Remove RCLK.

4. Remove V_A and V_D supplies as needed.

To power up the device (after power down):

1. Note that V_{IO} is still supplied in this scenario. If V_{IO} is not supplied, refer to device initialization procedure above.

2. (Optional) Set the AHIZEN bit low to disable the dc bias of 0.5 x V_{IO} volts at the LOUT and ROUT pins, but preserve the states of the other bits in Register 07h. Note that in powerup the LOUT and ROUT pins are set to the common mode voltage specified in Table 7 on page 10, regardless of the state of AHIZEN.

3. Supply V_A and V_D.

4. Provide RCLK.

5. Set the ENABLE bit high and the DISABLE bit low to powerup the device.

Figure 9. Initialization Sequence

4.12. Programming Guide

Refer to "AN230: Si4700/01 Programming Guide" for control interface programming information.

SILICON LABORATORIES

5. Register Summary

Reg*	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00h	DEVICEID	PN[3:0]				MFGID[11:0]											
01h	CHIPID	REV[5:0]						DEV	FIRMWARE[8:0]								
02h	POWERCFG	DSMUTE	DMUTE	MONO	0	0	SKMODE	SEEKUP	SEEK	0	DISABLE	0	0	0	0	0	ENABLE
03h	CHANNEL	TUNE	0	0	0	0	0	CHAN[9:0]									
04h	SYSCONFIG1	0	STCIEN	0	0	DE	AGCD	0	0	BLNDADJ[1:0]		GPIO3[1:0]		GPIO2[1:0]		GPIO1[1:0]	
05h	SYSCONFIG2	SEEKTH[7:0]								BAND[1:0]		SPACE[1:0]		VOLUME[3:0]			
06h	SYSCONFIG3	SMUTER[1:0]		SMUTEA[1:0]		0	0	0	0	SKSNR[3:0]				SKCNT[3:0]			
07h	TEST1		AHIZEN														
08h	TEST2																
09h	BOOTCONFIG																
0Ah	STATUSRSSI	0	STC	SF/BL	AFCRL	0	0	0	ST	RSSI[7:0]							
0Bh	READCHAN	0	0	0	0	0	0	READCHAN[9:0]									
0Ch	Reserved	Reserved															
0Dh	Reserved	Reserved															
0Eh	Reserved	Reserved															
0Fh	Reserved	Reserved															

*Note: Any register not listed is reserved and should not be written. Writing to reserved registers may result in unpredictable behavior.

Si4700-B15

6. Register Descriptions

Register 00h. Device ID

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	PN[3:0]				MFGID[11:0]											
Type	R				R											

Reset value = 0x1242

Bit	Name	Function
15:12	PN[3:0]	**Part Number.** 0x01 = Si4700/01
11:0	MFGID[11:0]	**Manufacturer ID.** 0x242

Register 01h. Chip ID

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	REV[5:0]						DEV	FIRMWARE[8:0]								
Type	R						R	R								

Reset value = 0x0400 for Si4700/01 Revision A.

Reset value = 0x0800 for Si4700/01 Revision B.

Bit	Name	Function
15:10	REV[5:0]	**Chip Version.** 0x01 = Rev A 0x02 = Rev B
9	DEV	**Device.** 0 before powerup. 0 after powerup = Si4700. 1 after powerup = Si4701.
8:0	FIRMWARE[8:0]	**Firmware Version.** 0 before powerup. Firmware version after powerup.

SILICON LABORATORIES

Register 02h. Power Configuration

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	DSMUTE	DMUTE	MONO	0	0	SKMODE	SEEKUP	SEEK	0	DISABLE	0	0	0	0	0	ENABLE
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset value = 0x0000

Bit	Name	Function
15	DSMUTE	**Softmute Disable.** 0 = Softmute enable (default). 1 = Softmute disable.
14	DMUTE	**Mute Disable.** 0 = Mute enable (default). 1 = Mute disable.
13	MONO	**Mono Select.** 0 = Stereo (default). 1 = Force mono.
12:11	Reserved	**Reserved.** Always write to 0.
10	SKMODE	**Seek Mode.** 0 = Wrap at the upper or lower band limit and continue seeking (default). 1 = Stop seeking at the upper or lower band limit.
9	SEEKUP	**Seek Direction.** 0 = Seek down (default). 1 = Seek up.
8	SEEK	**Seek.** 0 = Disable (default). 1 = Enable. **Notes:** 1. Seek begins at the current channel, and goes in the direction specified with the SEEKUP bit. Seek operation stops when a channel is qualified as valid according to the seek parameters, the entire band has been searched (SKMODE = 0), or the upper or lower band limit has been reached (SKMODE = 1). 2. The STC bit is set high when the seek operation completes and/or the SF/BL bit is set high if the seek operation was unable to find a channel qualified as valid according to the seek parameters. The STC and SF/BL bits must be set low by setting the SEEK bit low before the next seek or tune may begin. 3. Seek performance for 50 kHz channel spacing varies according to RCLK tolerance. Silicon Laboratories recommends ±50 ppm RCLK crystal tolerance for 50 kHz seek performance. 4. A seek operation may be aborted by setting SEEK = 0.
7	Reserved	**Reserved.** Always write to 0.
6	DISABLE	**Powerup Disable.** Refer to "4.9. Reset, Powerup, and Powerdown". Default = 0.

SILICON LABORATORIES

Bit	Name	Function
5:1	Reserved	**Reserved.** Always write to 0.
0	ENABLE	**Powerup Enable.** Refer to "4.9. Reset, Powerup, and Powerdown". Default = 0.

Register 03h. Channel

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	TUNE	0	0	0	0	0	CHANNEL[9:0]									
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W									

Reset value = 0x0000

Bit	Name	Function
15	TUNE	**Tune.** 0 = Disable (default). 1 = Enable. The tune operation begins when the TUNE bit is set high. The STC bit is set high when the tune operation completes. The STC bit must be set low by setting the TUNE bit low before the next tune or seek may begin.
14:10	Reserved	**Reserved.** Always write to 0.
9:0	CHAN[9:0]	**Channel Select.** Channel value for tune operation. If BAND 05h[7:6] = 00, then Freq (MHz) = Spacing (kHz) x Channel + 87.5 MHz. If BAND 05h[7:6] = 01, BAND 05h[7:6] = 10, then Freq (MHz) = Spacing (kHz) x Channel + 76 MHz. CHAN[9:0] is not updated during a seek operation. READCHAN[9:0] provides the current tuned channel and is updated during a seek operation and after a seek or tune operation completes. Channel spacing is set with the bits SPACE 05h[5:4].

SILICON LABORATORIES

Register 04h. System Configuration 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	STCIEN	0	0	DE	AGCD	0	0	BLNDADJ[1:0]		GPIO3[1:0]		GPIO2[1:0]		GPIO1[1:0]	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W		R/W		R/W	

Reset value = 0x0000

Bit	Name	Function
15	Reserved	**Reserved.** Always write to 0.
14	STCIEN	**Seek/Tune Complete Interrupt Enable.** 0 = Disable Interrupt (default). 1 = Enable Interrupt. Setting STCIEN = 1 and GPIO2[1:0] = 01 will generate a 5 ms low pulse on GPIO2 when the STC 0Ah[14] bit is set.
13:12	Reserved	**Reserved.** Always write to 0.
11	DE	**De-emphasis.** 0 = 75 µs. Used in USA (default). 1 = 50 µs. Used in Europe, Australia, Japan.
10	AGCD	**AGC Disable.** 0 = AGC enable (default). 1 = AGC disable.
9:8	Reserved	**Reserved.** Always write to 0.
6:7	BLNDADJ[1:0]	**Stereo/Mono Blend Level Adjustment.** Sets the RSSI range for stereo/mono blend. 00 = 31–49 RSSI dBµV (default). 01 = 37–55 RSSI dBµV (+6 dB). 10 = 19–37 RSSI dBµV (−12 dB). 11 = 25–43 RSSI dBµV (−6 dB). ST bit set for RSSI values greater than low end of range.
5:4	GPIO3[1:0]	**General Purpose I/O 3.** 00 = High impedance (default). 01 = Mono/Stereo indicator (ST). The GPIO3 will output a logic high when the device is in stereo, otherwise the device will output a logic low for mono. 10 = Low. 11 = High.

SILICON LABORATORIES

Bit	Name	Function
3:2	GPIO2[1:0]	**General Purpose I/O 2.** 00 = High impedance (default). 01 = STC/RDS interrupt. A logic high will be output unless an interrupt occurs as described below. 10 = Low. 11 = High. Setting STCIEN = 1 will generate a 5 ms low pulse on GPIO2 when the STC 0Ah[14] bit is set. Setting RDSIEN = 1 will generate a 5 ms low pulse on GPIO2 when the RDSR 0Ah[15] bit is set.
1:0	GPIO1[1:0]	**General Purpose I/O 1.** 00 = High impedance (default). 01 = Reserved. 10 = Low. 11 = High.

Register 05h. System Configuration 2

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	\multicolumn			SEEKTH[7:0]					BAND[1:0]		SPACE[1:0]		VOLUME[3:0]			
Type	R/W								R/W		R/W		R/W			

Reset value = 0x0000

SILICON LABORATORIES

Bit	Name	Function
15:8	SEEKTH[7:0]	**RSSI Seek Threshold.** 0x00 = min RSSI (default). 0xFF = max RSSI. SEEKTH presents the logarithmic RSSI threshold for the seek operation. The Si4700/01 will not validate channels with RSSI below the SEEKTH value. SEEKTH is one of multiple parameters that can be used to validate channels. For more information, see "AN284: Si4700/01 Firmware 15 Seek Adjustability and Settings."
7:6	BAND[1:0]	**Band Select.** 00 = 87.5–108 MHz (US/Europe, Default). 01 = 76–108 MHz (Japan wide band). 10 = 76–90 MHz (Japan). 11 = Reserved.
5:4	SPACE[1:0]	**Channel Spacing.** 00 = 200 kHz (USA, Australia) (default). 01 = 100 kHz (Europe, Japan). 10 = 50 kHz.
3:0	VOLUME[3:0]	**Volume.** 0000 = mute (default). 0001 = –28 dB FS. : : 1110 = –2 dB FS. 1111 = 0 dB FS. FS = Full Scale. Volume scale is logarithmic.