

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# BROADCAST FM RADIO TUNER FOR PORTABLE APPLICATIONS

#### **Features**

- Worldwide FM band support (76–108 MHz)
- Digital low-IF receiver
- Frequency synthesizer with integrated VCO
- Adjustable seek tuning
- Automatic frequency control (AFC)
- Automatic gain control (AGC)
- Excellent overload immunity
- Signal strength measurement
- Programmable de-emphasis (50/75 μs)
- Adaptive noise suppression

- Adjustable soft mute
- Volume control
- Line-level analog output
- 32.768 kHz reference clock
- 2-wire and 3-wire control interface
- 2.7 to 5.5 V<sub>D</sub> supply voltage
- 2.7 to 5.5 V<sub>A</sub> supply voltage
- Integrated LDO regulator allows direct connection to battery
- 2.5 x 2.5 mm 16-pin QFN package
  - Pb-free/RoHS compliant
- RDS/RBDS Processor (Si4709)

# Ordering Information: See page 34.



# **Applications**

Cellular handsets

Portable radios


- Portable navigation
- USB FM radio

- MP3 players
- Consumer electronics PDAs
  - Notebook PCs

## **Description**

The Si4708/09 is the world's smallest FM broadcast receiver, integrating the complete tuner function from antenna input to stereo audio output with RDS (Si4709).

## **Functional Block Diagram**



#### Patents pending

- To ensure proper operation and FM receiver performance, follow the guidelines in "AN350: Si4708/09 Antenna, Schematic, Layout, and Design Guidelines" and "AN383: Si47xx Antenna Selection and Universal Layout Guidelines." Silicon Laboratories will evaluate schematics and layouts for qualified customers.
- 2. Place Si4708/09 as close as possible to antenna jack and keep the FMI trace as short as possible.





# TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Typical Application Schematic	12
3. Bill of Materials	12
4. Functional Description	13
4.1. Overview	13
4.2. FM Receiver	13
4.3. General Purpose Output	14
4.4. RDS/RBDS Processor and Functionality	
4.5. Stereo Audio Processing	
4.6. Tuning	15
4.7. Reference Clock	16
4.8. Control Interface	
4.9. Reset, Powerup, and Powerdown	
4.10. Audio Output Summation	
4.11. Initialization Sequence	
4.12. Programming Guide	
5. Register Summary	
6. Register Descriptions	
7. Pin Descriptions: Si4708/09-GM	
8. Ordering Guide	
9. Package Markings (Top Marks)	
9.1. Si4708 Top Mark	
9.2. Si4709 Top Mark	
9.3. Top Mark Explanation	
10. Package Outline: Si4708/09-GM	
11. PCB Land Pattern: Si4708/09-GM	
12. Additional Reference Resources	
Document Change List	
Contact Information	42



## 1. Electrical Specifications

**Table 1. Recommended Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Supply Voltage	$V_D$		2.7	_	5.5	V
Analog Supply Voltage	V <sub>A</sub>		2.7		5.5	V
Interface Supply Voltage	V <sub>IO</sub>		1.5		3.6	V
Ambient Temperature	T <sub>A</sub>		-20	25	85	°C
Digital Power Supply Power-Up Rise Time	V <sub>DRISE</sub>		10	_	_	μs
Analog Power Supply Power-Up Rise Time	V <sub>ARISE</sub>		10	_	_	μs
Interface Power Supply Power-Up Rise Time	V <sub>IRISE</sub>		10	1	_	μs

**Note:** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at  $V_D = V_A = 3.3 \text{ V}$  and 25 °C unless otherwise stated. Parameters are tested in production unless otherwise stated.

Table 2. Absolute Maximum Ratings<sup>1,2</sup>

Parameter	Symbol	Value	Unit
Digital Supply Voltage	V <sub>D</sub>	-0.5 to 5.8	V
Analog Supply Voltage	V <sub>A</sub>	-0.5 to 5.8	V
Interface Supply Voltage	V <sub>IO</sub>	-0.5 to 3.9	V
Input Current <sup>3</sup>	I <sub>IN</sub>	±10	mA
Input Voltage <sup>3</sup>	V <sub>IN</sub>	$-0.3$ to $(V_{IO} + 0.3)$	V
Operating Temperature	T <sub>OP</sub>	-40 to 95	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
RF Input Level <sup>4</sup>		0.4	V <sub>pK</sub>

- 1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure beyond recommended operating conditions for extended periods may affect device reliability.
- 2. The Si4708/09 device is a high-performance RF integrated circuit with an ESD rating of < 2 kV HBM. Handling and assembly of this device should only be done at ESD-protected workstations.
- 3. For input pins SCLK, SEN, SDIO, RST, RCLK, and GPO.
- 4. At RF input pins.



Table 3. DC Characteristics<sup>1</sup>

(V<sub>D</sub> = V<sub>A</sub> = 2.7 to 3.6 V, V<sub>IO</sub> = 1.5 to 3.6 V, T<sub>A</sub> = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Analog Operating Supply Current <sup>2</sup>	I <sub>A</sub>	ENABLE = 1	_	10.8	_	mA
Digital Operating Supply Current <sup>2</sup>	I <sub>D</sub>	ENABLE = 1	_	3.3	_	mA
Interface Operating Supply Current <sup>2</sup>	I <sub>IO</sub>	ENABLE = 1	_	0.3	_	mA
Total Operating Supply Current <sup>2,3,4</sup>	I <sub>OP</sub>	ENABLE = 1	_	14.6	16.9	mA
Total Operating Supply Current <sup>2,3,4,5</sup>	I <sub>OP</sub>	ENABLE = 1 Low SNR signal	_	15.5	17.8	mA
Total Operating Supply Current <sup>2,3,4,6</sup>	I <sub>OP</sub>	ENABLE = 1 RDS = 1	_	15.2	17.4	mA
Total Operating Supply Current <sup>2,3,4,5,6</sup>	I <sub>OP</sub>	ENABLE = 1 RDS = 1, Low SNR signal	X	16.0	17.8	mA
Analog Powerdown Supply Current <sup>2,7</sup>	I <sub>APD</sub>	ENABLE = 0		3.5	_	μΑ
Digital Powerdown Supply Current <sup>2,7</sup>	$I_{DPD}$	ENABLE = 0		2.5	_	μΑ
Interface Powerdown Supply Current <sup>2,7</sup>	I <sub>IOPD</sub>	ENABLE = 0 SCLK, RCLK inactive	_	2.5	_	μΑ
Total Powerdown Supply Current <sup>2,7</sup>	I <sub>PD</sub>	ENABLE = 0	_	8.5	12.0	μΑ
High Level Input Voltage <sup>8</sup>	V <sub>IH</sub>		0.7 x V <sub>IO</sub>	_	V <sub>IO</sub> + 0.3	V
Low Level Input Voltage <sup>8</sup>	V <sub>IL</sub>		-0.3	_	0.3 x V <sub>IO</sub>	V
High Level Input Current <sup>8</sup>	lн	$V_{IN} = V_{IO} = 3.6 \text{ V}$	-10	_	10	μΑ
Low Level Input Current <sup>8</sup>	F	$V_{IN} = 0 \text{ V},$ $V_{IO} = 3.6 \text{ V}$	-10	_	10	μΑ
High Level Output Voltage <sup>9</sup>	V <sub>OH</sub>	I <sub>OUT</sub> = 500 μA	0.8 x V <sub>IO</sub>	_	_	V
Low Level Output Voltage <sup>9</sup>	$V_{OL}$	I <sub>OUT</sub> = -500 μA		_	0.2 x V <sub>IO</sub>	V

- 1. All specifications for the Si4708 unless otherwise noted.
- 2. Refer to Register 02h, "Power Configuration" on page 21 for ENABLE bit description.
- 3. The LNA is automatically switched to higher current mode for optimum sensitivity in low SNR conditions.
- 4. Analog and digital supply currents are simultaneously adjusted based on SNR level.
- 5. Stereo and/or RDS functionality are disabled at low SNR levels.
- 6. RDS functionality only available for Si4709.
- 7. Refer to Section 4.9. "Reset, Powerup, and Powerdown" on page 16.
- 8. For input pins SCLK, SEN, SDIO, RST, RCLK, and GPO.
- 9. For output pins SDIO and GPO.



# Table 4. Reset Timing Characteristics (Busmode Select Method)<sup>1,2</sup>


 $(V_{DD}$  = 2.7 to 5.5 V,  $V_{IO}$  = 1.5 to 3.6 V,  $T_A$  = -20 to 85 °C)

Parameter	Symbol	Min	Тур	Max	Unit
SEN Input to RST↑ Setup	t <sub>SRST1</sub>	30	_	_	ns
SEN Input to RST↑ Hold	t <sub>HRST1</sub>	30	_	_	ns

## Notes:

6

- 1. When selecting 2-wire Mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is high) does not occur within 300 ns before the rising edge of RST.
- 2. When selecting 3-wire Mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of RST.



**Figure 1. Reset Timing Parameters** 



**Table 5. 3-Wire Control Interface Characteristics** 

(V<sub>D</sub> = V<sub>A</sub> = 2.7 to 5.5 V, V<sub>IO</sub> = 1.5 to 3.6 V,  $T_A$  = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Frequency	f <sub>CLK</sub>		0	_	2.5	MHz
SCLK High Time	t <sub>HIGH</sub>		25	_		ns
SCLK Low Time	$t_{LOW}$		25	_		ns
SDIO Input, SEN to SCLK↑ Setup	t <sub>S</sub>		20	_		ns
SDIO Input to SCLK↑ Hold	t <sub>HSDIO</sub>		10	_		ns
SEN Input to SCLK↓ Hold	t <sub>HSEN1</sub>		10	_		ns
SEN Input to SCLK↑ Hold	t <sub>HSEN2</sub>		10	_		ns
SCLK <sup>↑</sup> to SDIO Output Valid	t <sub>CDV</sub>	Read	2		25	ns
SCLK <sup>↑</sup> to SDIO Output High Z	t <sub>CDZ</sub>	Read	2		25	ns

**Note:** When selecting 3-wire Mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of RST.




Figure 2. 3-Wire Control Interface Write Timing Parameters




Figure 3. 3-Wire Control Interface Read Timing Parameters



Table 6. 2-Wire Control Interface Characteristics 1,2,3

(V  $_D$  = V  $_A$  = 2.7 to 5.5 V, V  $_{IO}$  = 1.5 to 3.6 V, T  $_A$  = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Frequency	f <sub>SCL</sub>		0	_	400	kHz
SCLK Low Time	t <sub>LOW</sub>		1.3	_		μs
SCLK High Time	t <sub>HIGH</sub>		0.6	_	_	μs
SCLK Input to SDIO↓ Setup (START)	t <sub>SU:STA</sub>		0.6	_	_	μs
SCLK Input to SDIO↓ Hold (START)	t <sub>HD:STA</sub>		0.6	_		μs
SDIO Input to SCLK <sup>↑</sup> Setup	t <sub>SU:DAT</sub>		100	-		ns
SDIO Input to SCLK↓ Hold <sup>4,5</sup>	t <sub>HD:DAT</sub>		0	<u> </u>	900	ns
SCLK input to SDIO <sup>↑</sup> Setup (STOP)	t <sub>SU:STO</sub>		0,6	/	_	μs
STOP to START Time	t <sub>BUF</sub>		1.3	7	_	μs
SDIO Output Fall Time	t <sub>f:OUT</sub>		20 + 0.1 C <sub>b</sub>	_	250	ns
SDIO Input, SCLK Rise/Fall Time	t <sub>f:IN</sub> t <sub>r:IN</sub>		20 + 0.1 C <sub>b</sub>	_	300	ns
SCLK, SDIO Capacitive Loading	C <sub>b</sub>		_	_	50	pF
Input Filter Pulse Suppression	t <sub>SP</sub>	AC	_	_	50	ns

- **1.** When  $V_{IO} = 0$  V, SCLK and SDIO are low impedance.
- 2. When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of RST, and stays high until after the 1st start condition.
- 3. When selecting 2-wire Mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is high) does not occur within 300 ns before the rising edge of RST.
- 4. As a 2-wire transmitter, the Si4708/09-B delays SDIO by a minimum of 300 ns from the V<sub>IH</sub> threshold of SCLK to
- comply with the 0 ns  $t_{HD:DAT}$  specification.

  5. The maximum  $t_{HD:DAT}$  has only to be met when  $t_{SCL} = 400$  kHz. At frequencies below 400 kHz,  $t_{HD:DAT}$  may be violated so long as all other timing parameters are met.






Figure 4. 2-Wire Control Interface Read and Write Timing Parameters




Figure 5. 2-Wire Control Interface Read and Write Timing Diagram



## Table 7. FM Receiver Characteristics 1,2

 $(V_D = V_A = 2.7 \text{ to } 5.5 \text{ V}, V_{IO} = 1.5 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 ^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Frequency	f <sub>RF</sub>		76	_	108	MHz
Sensitivity <sup>3,4,5,6,7</sup>		(S+N)/N = 26 dB	_	1.7	3.5	μVEMF
Sensitivity (50 $\Omega$ matching network) <sup>3,4,5,6,8</sup>		(S+N)/N = 26 dB	_	1.1	_	μVEMF
RDS Sensitivity <sup>8</sup>		$\Delta f = 2 \text{ kHz},$ RDS BLER < 5%	_	15	_	μVEMF
LNA Input Resistance <sup>8,9</sup>			3	4	5	kΩ
LNA Input Capacitance <sup>8,9</sup>			4	5	6	pF
Input IP3 <sup>8,10</sup>			104	106	_	dBµVEMF
AM Suppression <sup>3,4,5,8,9</sup>		m = 0.3	40	55	_	dB
Adjacent Channel Selectivity		±200 kHz	35	50	_	dB
Alternate Channel Selectivity		±400 kHz	60	70	_	dB
Spurious Response Rejection <sup>8</sup>		In-band	35	_	_	dB
RCLK Frequency				32.768	_	kHz
RCLK Frequency Tolerance <sup>11</sup>		SPACE[1:0] = 00 or 01	-200	_	200	ppm
		SPACE[1:0] = 10	-50	_	50	
Audio Output Voltage <sup>3,4,5,9</sup>			72	80	90	$mV_{RMS}$
Audio Output L/R Imbalance <sup>3,4,9,12</sup>			_	_	1	dB
Audio Frequency Response Low <sup>8</sup>		−3 dB	_	_	30	Hz
Audio Frequency Response High <sup>8</sup>		−3 dB	15	_	_	kHz
Audio Stereo Separation <sup>3,9,12</sup>			25	_	_	dB
Notes:			1	1	l .	1

- 1. Additional testing information is available in Application Note AN388. Volume = maximum for all tests.
- 2. Important Note: To ensure proper operation and FM receiver performance, follow the guidelines in "AN350: Si4708/09 Antenna, Schematic, Layout, and Design Guidelines." Silicon Laboratories will evaluate schematics and layouts for qualified customers.
- 3.  $F_{MOD} = 1 \text{ kHz}, 75 \mu \text{s de-emphasis}$
- **4.** MONO = 1, and L = R unless noted otherwise.
- **5.**  $\Delta f = 22.5 \text{ kHz}.$
- **6.**  $B_{AF} = 300 \text{ Hz to } 15 \text{ kHz}, \text{ A-weighted}.$
- 7. Typical sensitivity with headphone matching network.
- 8. Guaranteed by characterization.
- **9.**  $V_{EMF} = 1 \text{ mV}.$
- 10.  $|f_2 f_1| > 1$  MHz,  $f_0 = 2 \times f_1 f_2$ . AGC is disabled by setting AGCD = 1. Refer to "6. Register Descriptions" on page 20.
- 11. The channel spacing is selected with the SPACE[1:0] bits. Refer to "6. Register Descriptions" on page 20. Seek/Tune timing is guaranteed for 100 and 200 kHz channel spacing. ±50 ppm PCLK tolerance required for 50 kHz channel spacing.
- **12.**  $\Delta f = 75 \text{ kHz}.$
- 13. The de-emphasis time constant is selected with the DE bit. Refer to "6. Register Descriptions" on page 20.
- 14. At LOUT and ROUT pins.
- **15.** Do not enable STC interrupts before the powerup time is complete. If STC interrupts are enabled before the powerup time is complete, an interrupt will be generated within the powerup interval when the initial default tune operation is complete. See "AN349: Si4708/09 Programming Guide" for more information.
- 16. Minimum and maximum at room temperature (25 °C).




# Table 7. FM Receiver Characteristics $^{1,2}$ (Continued) (V<sub>D</sub> = V<sub>A</sub> = 2.7 to 5.5 V, V<sub>IO</sub> = 1.5 to 3.6 V, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Mono/Stereo Switching Level <sup>3,8,12</sup>		BLNDADJ = 10 10 dB stereo separation	_	34	_	dBμVEMF
Audio Mono S/N <sup>3,4,5,6,9</sup>			55	60	-	dB
Audio Stereo S/N <sup>3,5,6,8</sup>		BLNDADJ = 10	_	58	-	dB
Audio THD <sup>3,4,9,12</sup>			_	0.1	0.5	%
De-emphasis Time Constant <sup>13</sup>		DE = 0	70	75	80	μs
		DE = 1	45	50	54	μs
Audio Common Mode Voltage <sup>14</sup>		ENABLE = 1	0.65	0.8	0.9	V
Audio Common Mode Voltage <sup>14</sup>		ENABLE = 0 AHIZEN = 1	_	0.5 x V <sub>IO</sub>	_	V
Audio Output Load Resistance <sup>8,14</sup>	R <sub>L</sub>	Single-ended	10	7-1		kΩ
Audio Output Load Capacitance <sup>8,14</sup>	C <sub>L</sub>	Single-ended		77	50	pF
Seek/Tune Time <sup>8,11</sup>		SPACE[1:0] = 0x, RCLK tolerance = 200 ppm, (x = 0 or 1)		_	60	ms/ channel
Powerup Time <sup>15</sup>		From powerdown (Write ENABLE bit to 1)	_	_	110	ms
RSSI Offset <sup>16</sup>		Input levels of 8 and 60 dBµV at RF input	<del>-</del> 3	_	3	dB

- 1. Additional testing information is available in Application Note AN388. Volume = maximum for all tests.
- 2. Important Note: To ensure proper operation and FM receiver performance, follow the guidelines in "AN350: Si4708/09 Antenna, Schematic, Layout, and Design Guidelines." Silicon Laboratories will evaluate schematics and layouts for qualified customers.
- 3.  $F_{MOD} = 1 \text{ kHz}$ , 75 µs de-emphasis
- **4.** MONO = 1, and L = R unless noted otherwise.
- **5.**  $\Delta f = 22.5 \text{ kHz}.$
- **6.**  $B_{AF} = 300 \text{ Hz to } 15 \text{ kHz}, \text{ A-weighted}.$
- 7. Typical sensitivity with headphone matching network.
- 8. Guaranteed by characterization.
- **9.**  $V_{EMF} = 1 \text{ mV}.$
- **10.**  $|f_2 f_1| > 1$  MHz,  $f_0 = 2 \times f_1 f_2$ . AGC is disabled by setting AGCD = 1. Refer to "6. Register Descriptions" on page
- 11. The channel spacing is selected with the SPACE[1:0] bits. Refer to "6. Register Descriptions" on page 20. Seek/Tune timing is guaranteed for 100 and 200 kHz channel spacing. ±50 ppm PCLK tolerance required for 50 kHz channel spacing.
- **12.**  $\Delta f = 75 \text{ kHz}.$
- 13. The de-emphasis time constant is selected with the DE bit. Refer to "6. Register Descriptions" on page 20.
- 14. At LOUT and ROUT pins.
- 15. Do not enable STC interrupts before the powerup time is complete. If STC interrupts are enabled before the powerup time is complete, an interrupt will be generated within the powerup interval when the initial default tune operation is complete. See "AN349: Si4708/09 Programming Guide" for more information.
- 16. Minimum and maximum at room temperature (25 °C).



# 2. Typical Application Schematic



## Notes:

- 1. Place C1 close to V<sub>D</sub> pin.
- 2. All grounds connect directly to GND plane on PCB.
- 3. Pins 1 and 16 are no connects, leave floating.
- 4. Important Note: FM Receiver performance is subject to adherence to antenna design guidelines in "AN350: Si4708/09 Antenna, Schematic, Layout, and Design Guidelines." Failure to use these guidelines may negatively affect the performance of the Si4708/09, particularly in weak signal and noisy environments. Silicon Laboratories will evaluate schematics and layouts for qualified customers.
- 5. Pin 2 connects to the antenna interface, refer to "AN350: Si4708/09 Antenna, Schematic, Layout, and Design Guidelines" and "AN383: Si47xx Antenna, Schematic, Layout, and Design Guidelines."
- 6. RFGND should be locally isolated from GND, refer to "AN350: Si4708/09 Antenna, Schematic, Layout, and Design Guidelines."
- 7. Place Si4708/09 as close as possible to antenna jack and keep the FMI trace as short as possible.
- 8. V<sub>A</sub> and V<sub>D</sub> may be supplied from the same V<sub>BAT</sub> or may be supplied by independent power supplies.
- 9. Place R1 on the opposite side of the PCB as the tuner (as close to pin 15 as possible), and route the GPO trace to the system controller on this layer.

## 3. Bill of Materials

Component(s)	Value/Description	Supplier(s)
C1	Supply bypass capacitor, 22 nF, ±20%, Z5U/X7R	Murata
R1	GPO resistor, 1 kΩ	Venkel
U1	Si4708/09 FM Radio Tuner	Silicon Laboratories



# 4. Functional Description




Figure 6. Si4708/09 FM Receiver Block Diagram

#### 4.1. Overview

The Si4708/09 extends Silicon Laboratories Si4700 FM tuner family, and further increases the ease and attractiveness of adding FM radio reception to mobile devices through small size and board area, minimum component count, flexible programmability, and superior, proven performance. Si4708/09 software is backwards compatible to existing Si4700/01/02/03 FM Tuner designs and leverages Silicon Laboratories' highly successful and patented Si4700/01/02/03 FM tuner. The Si4708/09 benefits from proven digital integration and 100% CMOS process technology, resulting in a completely integrated solution. It is the industry's smallest footprint FM tuner IC requiring only 6.25 mm<sup>2</sup> board space and one external bypass capacitor.

The device offers significant programmability, catering to the subjective nature of FM listeners' audio preferences and variable FM broadcast environments worldwide.

The Si4709 incorporates a digital processor for the European Radio Data System (RDS) and the US Radio Broadcast Data System (RBDS) including all required symbol decoding, block synchronization, error detection, and error correction functions.

RDS/RDBS\* enables data such as station identification and song name to be displayed to the user. The Si4709 offers a detailed RDS view and a standard view, allowing adopters to selectively choose granularity of

RDS status, data, and block errors. Si4709 RDS software is backwards compatible to the proven Si4701/03, adopted by leading cell-phone and MP3 manufacturers world-wide.

The Si4708/09 is based on the superior, proven performance of Silicon Laboratories' Aero architecture offering unmatched interference rejection and leading sensitivity. The device uses the same programming interface as the Si4700/01/02/03 and supports multiple bus modes. Power management is simplified with an integrated regulator allowing direct connection to a 2.7 to 5.5 V battery for  $V_D$  and 2.7 to 5.5 V battery for  $V_A$ .

The Si4708/09 device's high level of integration and complete FM system production testing increases quality to manufacturers, improves device yields, and simplifies device manufacturing and final testing.

\*Note: RDS/RBDS is referred to as RDS throughout the remainder of this document.

## 4.2. FM Receiver

The Si4708/09 architecture and antenna design increases system performance. To ensure proper performance and operation, designers should refer to the guidelines in "AN350: Si4708/09 Antenna, Schematic, Layout, and Design Guidelines". Conformance to these guidelines will help to ensure excellent performance in weak signal, noisy, and crowded signal environments where many strong channels are present.



The Si4708/09's patented digital low-IF architecture reduces external components and eliminates the need for factory adjustments. The receive (RX) section integrates a low noise amplifier (LNA) supporting the worldwide FM broadcast band (76 to 108 MHz). An automatic gain control (AGC) circuit controls the gain of the LNA to optimize sensitivity and rejection of strong interferers.

An image-reject mixer downconverts the RF signal to low-IF. The quadrature mixer output is amplified, filtered. and digitized with high resolution analog-to-digital converters (ADCs). This advanced architecture achieves superior performance by using digital signal processing (DSP) to perform channel selection, FM demodulation, and stereo audio processing compared to traditional analog architectures.

## 4.3. General Purpose Output

The GPO pin can serve multiple functions. After powerup of the device, the GPO pin can be used as a general purpose input/output, and can be used as an interrupt request pin for the seek/tune or RDS ready functions. See register 04h, bits [3:2] in Section "6. Register Descriptions" for information on GPO control. It is recommended that the GPO pin not be used as an interrupt request output until the powerup time has completed (see Section "4.9. Reset, Powerup, and Powerdown"). The GPO pin is powered from the  $V_{\rm IO}$  supply; therefore, general purpose input/output functionality is available regardless of the state of the  $V_{\rm A}$  and  $V_{\rm D}$  supplies, or the ENABLE and DISABLE bits.

# 4.4. RDS/RBDS Processor and Functionality

The Si4709 implements an RDS/RBDS processor for symbol decoding, block synchronization, error detection, and error correction. RDS functionality is enabled by setting the RDS bit. The device offers two RDS modes, a standard mode and a verbose mode. The primary difference is increased visibility to RDS block-error levels and synchronization status with verbose mode.

Setting the RDS mode (RDSM) bit low places the device in standard RDS mode (default). The device will set the RDS ready (RDSR) bit for a minimum of 40 ms when a valid RDS group has been received. Setting the RDS interrupt enable (RDSIEN) bit and GPO[1:0] = 01 will configure GPO to pulse low for a minimum of 5 ms when a valid RDS group has been received. If an invalid group is received, RDSR will not be set and GPO will not pulse low. In standard mode RDS synchronization (RDSS) and block error rate A, B, C and D (BLERA,

BLERB, BLERC, and BLERD) are unused and will read 0. This mode is backward compatible with earlier firmware revisions.

Setting the RDS mode bit high places the device in RDS verbose mode. The device sets RDSS high when synchronized and low when synchronization is lost. If the device is synchronized. RDS ready (RDSR) will be set for a minimum of 40 ms when a RDS group has been received. Setting the RDS interrupt enable (RDSIEN) bit and GPO[1:0] = 01 will configure GPO to pulse low for a minimum of 5 ms if the device is synchronized and an RDS group has been received. BLERA, BLERB, BLERC and BLERD provide block-error levels for the RDS group. The number of bit errors in each block within the group is encoded as follows: 00 = no errors, 01 = one to two errors, 10 = one to two errorsthree to five errors, 11 = six or more errors. Six or more errors in a block indicate the block is uncorrectable and should not be used.

## 4.5. Stereo Audio Processing

The output of the FM demodulator is a stereo multiplexed (MPX) signal. The MPX standard was developed in 1961 and is used worldwide. Today's MPX signal format consists of left + right (L+R) audio, left - right (L-R) audio, a 19 kHz pilot tone, and RDS/RBDS data as shown in Figure 7.




Figure 7. MPX Signal Spectrum

The Si4708/09's integrated stereo decoder automatically decodes the MPX signal. The 0 to 15 kHz (L+R) signal is the mono output of the FM tuner. Stereo is generated from the (L+R), (L-R), and a 19 kHz pilot tone. The pilot tone is used as a reference to recover the (L-R) signal. Separate left and right channels are obtained by adding and subtracting the (L+R) and (L-R) signals, respectively. The Si4709 uses frequency information from the 19 kHz stereo pilot to recover the 57 kHz RDS/RBDS signal.

Adaptive noise suppression is employed to gradually combine the stereo left and right audio channels to a mono (L+R) audio signal as the signal quality degrades



to maintain optimum sound fidelity under varying reception conditions. The signal level range over which the stereo to mono blending occurs can be adjusted by setting the BLNDADJ[1:0] register. Stereo/mono status can be monitored with the ST register bit and mono operation can be forced with the MONO register bit.

Pre-emphasis and de-emphasis is a technique used by FM broadcasters to improve the signal-to-noise ratio of FM receivers by reducing the effects of high frequency interference and noise. When the FM signal is transmitted, a pre-emphasis filter is applied to accentuate the high audio frequencies. All FM receivers incorporate a de-emphasis filter which attenuates high frequencies to restore a flat frequency response. Two time constants, 50 or 75  $\mu s$ , are used in various regions. The de-emphasis time constant is programmable with the DE bit.

High-fidelity stereo digital-to-analog converters (DACs) drive analog audio signals onto the LOUT and ROUT pins. The audio output may be muted with the DMUTE bit. Volume can be adjusted digitally with the VOLUME[3:0] bits. The volume dynamic range can be set to either –28 dBFS (default) or –58 dBFS by setting VOLEXT=1.

The soft mute feature is available to attenuate the audio outputs and minimize audible noise in very weak signal conditions. The soft mute attack and decay rate can be adjusted with the SMUTER[1:0] bits where 00 is the fastest setting. The soft mute attenuation level can be adjusted with the SMUTEA[1:0] bits where 00 is the most attenuated. The soft mute disable (DSMUTE) bit may be set high to disable this feature.

## 4.6. Tuning

The Si4708/09 uses Silicon Laboratories' patented and proven frequency synthesizer technology including a completely integrated VCO. The frequency synthesizer generates the quadrature local oscillator signal used to downconvert the RF input to a low intermediate frequency. The VCO frequency is locked to the reference clock and adjusted with an automatic frequency control (AFC) servo loop during reception.

The tuning frequency is defined as:

Freq (MHz) = Spacing (kHz) × Channel + Bottom of Band (MHz)

Channel spacing of 50, 100 or 200 KHz is selected with bits SPACE[1:0]. The channel is selected with bits CHAN[9:0]. The bottom of the band is set to 76 MHz or 87.5 MHz with the bits BAND[1:0]. The tuning operation begins by setting the TUNE bit. After tuning completes, the seek/tune complete (STC) bit will be set and the RSSI level is available by reading bits RSSI[7:0]. The TUNE bit must be set low after the STC bit is set high in

order to complete the tune operation and clear the STC bit

Seek tuning searches up or down for a channel with an RSSI greater than or equal to the seek threshold set with the SEEKTH[7:0] bits. In addition, an optional SNR and/or impulse noise detector may be used to qualify valid stations. The SKSNR[3:0] bits set the SNR threshold required. The SKCNT[3:0] bits set the impulse noise threshold. Using the extra seek qualifiers can reduce false stops and, in combination with lowering the RSSI seek threshold, increase the number of found stations. The SNR and impulse noise detectors are disabled by default.

Two seek modes are available. When the seek mode (SKMODE) bit is low and a seek is initiated, the device seeks through the band, wraps from one band edge to the other, and continues seeking. If the seek operation was unable to find a channel, the seek failure/band limit (SF/BL) bit will be set high and the device will return to the channel selected before the seek operation began. When the SKMODE bit is high and a seek is initiated, the device seeks through the band until the band limit is reached and the SF/BL bit will be set high. A seek operation is initiated by setting the SEEK and SEEKUP bits. After the seek operation completes, the STC bit will be set, and the RSSI level and tuned channel are available by reading bits RSSI[7:0] READCHAN[9:0]. seek During а operation READCHAN[9:0] is also updated and may be read to determine seek progress. The STC bit will be set after the seek operation completes. The channel is valid if the seek operation completes and the SF/BL bit is set low. At other times, such as before a seek operation or after a seek completes and the SF/BL bit is set high, the channel is valid if the AFC Rail (AFCRL) bit is set low and the value of RSSI[7:0] is greater than or equal to SEEKTH[7:0]. Note that if the AFCRL bit is set, the audio output is muted as in the softmute case discussed in Section "4.5. Stereo Audio Processing". The SEEK bit must be set low after the STC bit is set high in order to complete the seek operation and clear the STC and SF/BL bits. The seek operation may be aborted by setting the SEEK bit low at any time.

The device can be configured to generate an interrupt on GPO when a tune or seek operation completes. Setting the seek/tune complete (STCIEN) bit and GPO[1:0] = 01 will configure GPO for a 5 ms low interrupt when the STC bit is set by the device.

For additional recommendations on optimizing the seek function, consult "AN349: Si4708/09 Programming Guide."



## 4.7. Reference Clock

The Si4708/09-B accepts a 32.768 kHz reference clock to the RCLK pin. The reference clock is required whenever the ENABLE bit is set high. Refer to Table 3, "DC Characteristics<sup>1</sup>," on page 5 for input switching voltage levels and Table 7, "FM Receiver Characteristics," on page 10 for frequency tolerance information.

## 4.8. Control Interface

Two-wire slave-transceiver and three-wire interfaces are provided for the controller IC to read and write the control registers. Refer to "4.9. Reset, Powerup, and Powerdown" for a description of bus mode selection. Registers may be written and read when the  $V_{\rm IO}$  supply is applied regardless of the state of the  $V_{\rm D}$  or  $V_{\rm A}$  supplies. RCLK is not required for proper register operation.

#### 4.8.1. 3-Wire Control Interface

For three-wire operation, a transfer begins when the SEN pin is sampled low by the device on a rising SCLK edge. The control word is latched internally on rising SCLK edges and is nine bits in length, comprised of a four bit chip address A7:A4 = 0110b, a read/write bit (write = 0 and read = 1), and a four bit register address, A3:A0. The ordering of the control word is A7:A5, R/W, A4:A0. Refer to Section 5. "Register Summary" on page 19 for a list of all registers and their addresses.

For write operations, the serial control word is followed by a 16-bit data word and is latched internally on rising SCLK edges.

For read operations, a bus turn-around of half a cycle is followed by a 16-bit data word shifted out on rising SCLK edges and is clocked into the system controller on falling SCLK edges. The transfer ends on the rising SCLK edge after SEN is set high. Note that 26 SCLK cycles are required for a transfer, however, SCLK may run continuously.

For details on timing specifications and diagrams, refer to Table 5, "3-Wire Control Interface Characteristics," on page 7, Figure 2, "3-Wire Control Interface Write Timing Parameters," on page 7, and Figure 3, "3-Wire Control Interface Read Timing Parameters," on page 7.

## 4.8.2. 2-Wire Control Interface

For two-wire operation, the SCLK and SDIO pins function in open-drain mode (pull-down only) and must be pulled up by an external device. A transfer begins with the START condition (falling edge of SDIO while SCLK is high). The control word is latched internally on rising SCLK edges and is eight bits in length, comprised of a seven bit device address equal to 0010000b and a read/write bit (write = 0 and read = 1).

The device acknowledges the address by driving SDIO low after the next falling SCLK edge, for 1 cycle. For write operations, the device acknowledge is followed by an eight bit data word latched internally on rising edges of SCLK. The device acknowledges each byte of data written by driving SDIO low after the next falling SCLK edge, for 1 cycle. An internal address counter automatically increments to allow continuous data byte writes, starting with the upper byte of register 02h, followed by the lower byte of register 02h, and onward until the lower byte of the last register is reached. The internal address counter then automatically wraps around to the upper byte of register 00h and proceeds from there until continuous writes end. Data transfer ends with the STOP condition (rising edge of SDIO while SCLK is high). After every STOP condition, the internal address counter is reset.

For read operations, the device acknowledge is followed by an eight bit data word shifted out on falling SCLK edges. An internal address counter automatically increments to allow continuous data byte reads, starting with the upper byte of register 0Ah, followed by the lower byte of register 0Ah, and onward until the lower byte of the last register is reached. The internal address counter then automatically wraps around to the upper byte of register 00h and proceeds from there until continuous reads cease. After each byte of data is read, the controller IC must drive an acknowledge (SDIO = 0) if an additional byte of data will be requested. Data transfer ends with the STOP condition. After every STOP condition, the internal address counter is reset.

For details on timing specifications and diagrams, refer to Table 6, "2-Wire Control Interface Characteristics<sup>1,2,3</sup>," on page 8, Figure 4, "2-Wire Control Interface Read and Write Timing Parameters," on page 9 and Figure 5, "2-Wire Control Interface Read and Write Timing Diagram," on page 9.

## 4.9. Reset, Powerup, and Powerdown

Driving the RST pin low will disable the Si4708/09 and its control bus interface, and reset the registers to their default settings. Driving the RST pin high will bring the device out of reset. As the part is brought out of reset, the SEN pin is used to select between 2-wire and 3-wire control interface operation.



Table 8. Selecting 2-Wire or 3-Wire Control Interface Busmode Operation

Bus Mode	SEN
3-wire	0
2-wire	1

**Note:** All parameters applied on rising edge of RST.

The bus mode selection method requires the use of the SEN pin. To select 2-wire operation, the SEN pin must be sampled high by the device on the rising edge of RST. To select 3-wire operation, the SEN pin must be sampled low by the device on the rising edge of RST.

When proper voltages are applied to the Si4708/09, the ENABLE and DISABLE bits in register 02h can be used to select between powerup and powerdown modes. When voltage is first applied to the device, ENABLE = DISABLE = 0. Setting ENABLE = 1 and DISABLE = 0 puts the device in powerup mode. To power down the device, disable RDS (Si4709 only), set Reg4(5:4), Reg4(3:2), and Reg4(1:0) to 0b10. then write 1 to the ENABLE and DISABLE bits. After being written to 1, both bits will get cleared as part of the internal device powerdown sequence. To put the device back into powerup mode, set ENABLE = 1 and DISABLE = 0 as described above. The ENABLE bit should never be written to a 0.

## 4.10. Audio Output Summation

The audio outputs LOUT and ROUT may be capacitively summed with another device. Setting the audio high-Z enable (AHIZEN) bit maintains a dc bias of 0.5 x  $V_{IO}$  on the LOUT and ROUT pins to prevent the ESD diodes from clamping to the  $V_{IO}$  or GND rail in response to the output swing of the other device. The bias point is set with a 370  $\rm k\Omega$  resistor to  $V_{IO}$  and GND. Register 07h containing the AHIZEN bit must not be written during the powerup sequence and only takes effect when in powerdown and  $V_{IO}$  is supplied. In powerup the LOUT and ROUT pins are set to the common mode voltage specified in Table 7, "FM Receiver Characteristics  $^{1,2}$ ," on page 10, regardless of the state of AHIZEN. Bits 13:0 of register 07h must be preserved as 0x0100 while in powerdown and as 0x3C04 while in powerup.

## 4.11. Initialization Sequence

Refer to Figure 8, "Initialization Sequence," on page 18.

To initialize the device:

- 1. Supply  $V_A$  and  $V_D$ .
- Supply V<sub>IO</sub> while keeping the RST pin low. Note that steps 1 and 2 may be reversed. Power supplies may be sequenced in any order.
- 3. Select 2-wire or 3-wire control interface bus mode operation as described in Section 4.9. "Reset, Powerup, and Powerdown" on page 16.
- 4. Provide RCLK. Steps 3 and 4 may be reversed when using an external oscillator.
- Set the ENABLE bit high and the DISABLE bit low to powerup the device. Software should wait for the powerup time (as specified by Table 7, "FM Receiver Characteristics<sup>1,2</sup>," on page 10) before continuing with normal part operation.

To power down the device:

- (Optional) Set the AHIZEN bit high to maintain a dc bias of 0.5 x V<sub>IO</sub> volts at the LOUT and ROUT pins while in powerdown, but preserve the states of the other bits in Register 07h. Note that in powerup the LOUT and ROUT pins are set to the common mode voltage specified in Table 7 on page 10, regardless of the state of AHIZEN.
- Set the ENABLE bit high and the DISABLE bit high to place the device in powerdown mode. Note that all register states are maintained so long as V<sub>IO</sub> is supplied and the RST pin is high.
- 3. (Optional) Remove RCLK.
- 4. Remove V<sub>A</sub> and V<sub>D</sub> supplies as needed.

To power up the device (after power down):

- 1. Note that  $V_{IO}$  is still supplied in this scenario. If  $V_{IO}$  is not supplied, refer to device initialization procedure above.
- (Optional) Set the AHIZEN bit low to disable the dc bias of 0.5 x V<sub>IO</sub> volts at the LOUT and ROUT pins, but preserve the states of the other bits in Register 07h. Note that in powerup the LOUT and ROUT pins are set to the common mode voltage specified in Table 7 on page 10, regardless of the state of AHIZEN.
- 3. Supply V<sub>A</sub> and V<sub>D</sub>.
- 4. Provide RCLK. Steps 3 and 4 may be reversed when using an external oscillator.
- Set the ENABLE bit high and the DISABLE bit low to powerup the device. Software should wait for the powerup time (as specified by Table 7, "FM Receiver Characteristics<sup>1,2</sup>," on page 10) before continuing with normal part operation.






Figure 8. Initialization Sequence

# 4.12. Programming Guide

Refer to "AN349: Si4708/09 Programming Guide" for control interface programming information.





# 5. Register Summary

Reg <sup>1</sup>	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00h	DEVICEID		PN[3:0] MFGID[11:0]														
01h	CHIPID			RE	V[5:0]	·			DEV	[3:0]				FIRMW	ARE[5:0]		
02h	POWERCFG	DSMUTE	DMUTE	MONO	0	RDSM <sup>2</sup>	SKMODE	SEEKUP	SEEK	0	DISABLE	0	0	0	0	0	ENABLE
03h	CHANNEL	TUNE	0	0	0	0	0		ľ			CHAN	<b>1</b> [9:0]	1			1
04h	SYSCONFIG1	RDSIEN <sup>2</sup>	STCIEN	0	RDS <sup>2</sup>	DE	AGCD	0	0 BLNDADJ[1:0] 1 0				GPC	[1:0]	1	0	
05h	SYSCONFIG2				SEE	KTH[7:0]	•	BAND[1:0]						VOLUI	ME[3:0]	1	
06h	SYSCONFIG3	SMUTE	ER[1:0]	SMUT	EA[1:0]			0	VOLEXT SKSNR[3:0]			SKCNT[3:0]					
07h	TEST1	0	AHIZEN														
08h	TEST2						/ x										
09h	BOOTCONFIG																
0Ah	STATUSRSSI	RDSR <sup>2</sup>	STC	SF/BL	AFCRL	RDSS <sup>2,3</sup>	BLERA	[1:0] <sup>2,3</sup>	ST				RSS	I[7:0]			1
0Bh	READCHAN	BLERB	[1:0] <sup>2,3</sup>	BLERC	[1:0] <sup>2,3</sup>	BLER	D[1:0] <sup>2,3</sup>				I	READCH	HAN[9:0]				
0Ch	RDSA			l		·		7/	RDSA[18	5:0] <sup>2</sup>							
0Dh	RDSB		RDSB[15:0] <sup>2</sup>														
0Eh	RDSC		RDSC[15:0] <sup>2</sup>														
0Fh	RDSD								RDSD[15	5:0] <sup>2</sup>	<b>K</b> $\phi$						

- 1. Any register not listed is reserved and should not be written. Writing to reserved registers may result in unpredictable behavior.
- **2.** Si4709 only.
- 3. Available in RDS verbose mode only.

# 6. Register Descriptions

## Register 00h. Device ID

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	PN[3:0]			MFGID[11:0]												
Туре	R			R												

Reset value = 0x1242

Bit	Name		Function
15:12	PN[3:0]	<b>Part Number.</b> 0x01 = Si4708/09	
11:0	MFGID[11:0]	Manufacturer ID. 0x242	

## Register 01h. Chip ID

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	REV[5:0]					DEV	[3:0]		FIRMWARE[5:0]							
Туре	R				R				R							

Si4708B Reset value = 0x1093 if ENABLE = 1 Si4708B Reset value = 0x1000 if ENABLE = 0 Si4709B Reset value = 0x1293 if ENABLE = 1 Si4709B Reset value = 0x1200 if ENABLE = 0

Bit	Name	Function
15:10	REV[5:0]	Chip Version.
		0x04 = Rev B
9:6	DEV[3:0]	Device.
		0000 before powerup = Si4708.
		1000 before powerup = Si4709.
		0010 after powerup = Si4708.
		1010 after powerup = Si4709.
5:0	FIRMWARE[5:0]	Firmware Version.
		0 before powerup.
		Firmware version after powerup = 010011.



# Register 02h. Power Configuration

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	DSMUTE	DMUTE	MONO	0	RDSM	SKMODE	SEEKUP	SEEK	0	DISABLE	0	0	0	0	0	ENABLE
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Function
15	DSMUTE	Softmute Disable.
		0 = Softmute enable (default). 1 = Softmute disable.
14	DMUTE	Mute Disable.
14	DIVIOTE	0 = Mute enable (default).
		1 = Mute disable.
13	MONO	Mono Select.
		0 = Stereo (default).
40		1 = Force mono.
12	Reserved	Reserved. Always write to 0.
11	RDSM	RDS Mode (Si4709 only).
''	TIDOW	0 = Standard (default).
		1 = Verbose.
		Refer to "4.4. RDS/RBDS Processor and Functionality".
10	SKMODE	Seek Mode.
		0 = Wrap at the upper or lower band limit and continue seeking (default).
	0551/115	1 = Stop seeking at the upper or lower band limit.
9	SEEKUP	Seek Direction. 0 = Seek down (default).
		1 = Seek up.
8	SEEK	Seek.
	-	0 = Disable (default).
		1 = Enable.
		Notes:
		<ol> <li>Seek begins at the current channel, and goes in the direction specified with the SEEKUP bit. Seek operation stops when a channel is qualified as valid according to the seek</li> </ol>
		parameters, the entire band has been searched (SKMODE = 0), or the upper or lower
		band limit has been reached (SKMODE = 1).
		2. The STC bit is set high when the seek operation completes and/or the SF/BL bit is set high if the seek operation was unable to find a channel qualified as valid according to the
		seek parameters. The STC and SF/BL bits must be set low by setting the SEEK bit low
		before the next seek or tune may begin.
		3. Seek performance for 50 kHz channel spacing varies according to RCLK tolerance. Silicon Laboratories recommends ±50 ppm RCLK crystal tolerance for 50 kHz seek
		performance.
		<ol><li>A seek operation may be aborted by setting SEEK = 0.</li></ol>



# Si4708/09-B

Bit	Name	Function
7	Reserved	Reserved.
		Always write to 0.
6	DISABLE	Powerup Disable.
		Refer to "4.9. Reset, Powerup, and Powerdown".
		Default = 0.
5:1	Reserved	Reserved.
		Always write to 0.
0	ENABLE	Powerup Enable.
		Refer to "4.9. Reset, Powerup, and Powerdown".
		Default = 0.

## Register 03h. Channel

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	TUNE	0	0	0	0	0	CHANNEL[9:0]									
Туре	R/W	R/W	R/W	R/W	R/W	R/W			<b>\</b>		R/	W				

Bit	Name	Function
15	TUNE	Tune.  0 = Disable (default).  1 = Enable.  The tune operation begins when the TUNE bit is set high. The STC bit is set high when the tune operation completes. The STC bit must be set low by setting the TUNE
14:10	Reserved	bit low before the next tune or seek may begin.  Reserved.
14.10	neserveu	Always write to 0.
9:0	CHAN[9:0]	Channel Select. Channel value for tune operation.  If BAND 05h[7:6] = 00, then Freq (MHz) = Spacing (kHz) x Channel + 87.5 MHz.  If BAND 05h[7:6] = 01, BAND 05h[7:6] = 10, then  Freq (MHz) = Spacing (kHz) x Channel + 76 MHz.  CHAN[9:0] is not updated during a seek operation. READCHAN[9:0] provides the current tuned channel and is updated during a seek operation and after a seek or tune operation completes. Channel spacing is set with the bits SPACE 05h[5:4].



# Register 04h. System Configuration 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	RDSIEN	STCIEN	0	RDS	DE	AGCD	0	0	BLNDA	DJ[1:0]	0	0	GPO	[1:0]	0	0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/	W	R/W	R/W	R/	W	R/W	R/W

Bit	Name	Function
15	RDSIEN	RDS Interrupt Enable (Si4709 only).  0 = Disable Interrupt (default).  1 = Enable Interrupt.  Setting RDSIEN = 1 and GPO[1:0] = 01 will generate a 5 ms low pulse on GPO when the RDSR 0Ah[15] bit is set.
14	STCIEN	Seek/Tune Complete Interrupt Enable.  0 = Disable Interrupt (default).  1 = Enable Interrupt.  Setting STCIEN = 1 and GPO[1:0] = 01 will generate a 5 ms low pulse on GPO when the STC 0Ah[14] bit is set.
13	Reserved	Reserved. Always write to 0.
12	RDS	RDS Enable (Si4709 only). 0 = Disable (default). 1 = Enable.
11	DE	De-emphasis. 0 = 75 μs. Used in USA (default). 1 = 50 μs. Used in Europe, Australia, Japan.
10	AGCD	AGC Disable.  0 = AGC enable (default).  1 = AGC disable.
9:8	Reserved	Reserved. Always write to 0.
7:6	BLNDADJ[1:0]	Stereo/Mono Blend Level Adjustment. Sets the RSSI range for stereo/mono blend. $00 = 31-49$ RSSI dB $\mu$ V (default). $01 = 37-55$ RSSI dB $\mu$ V (+6 dB). $10 = 19-37$ RSSI dB $\mu$ V (-12 dB). $11 = 25-43$ RSSI dB $\mu$ V (-6 dB). ST bit set for RSSI values greater than low end of range.
5:4	Reserved	Reserved. Always write to 10.



# Si4708/09-B

Bit	Name	Function
3:2	GPO[1:0]	General Purpose I/O.  00 = High impedance (default).  01 = STC/RDS interrupt. A logic high will be output unless an interrupt occurs as described below.  10 = Low.  11 = High.  Setting STCIEN = 1 will generate a 5 ms low pulse on GPO when the STC 0Ah[14] bit is set. Setting RDSIEN = 1 will generate a 5 ms low pulse on GPO when the RDSR 0Ah[15] bit is set.
1:0	Reserved	Reserved. Always write to 10.



# Register 05h. System Configuration 2

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	SEEKTH[7:0]								BANI	BAND[1:0] SPACE[1:0]		VOLUME[3:0]				
Туре	R/W							R/W R/W			R/W					

Bit	Name	Function
15:8	SEEKTH[7:0]	RSSI Seek Threshold.  0x00 = min RSSI (default).  0x7F = max RSSI.  SEEKTH presents the logarithmic RSSI threshold for the seek operation. The Si4708/09 will not validate channels with RSSI below the SEEKTH value. SEEKTH is one of multiple parameters that can be used to validate channels. For more information, see "AN349: Si4708/09 Programming Guide."
7:6	BAND[1:0]	Band Select.  00 = 87.5–108 MHz (US/Europe, Default).  01 = 76–108 MHz (Japan wide band).  10 = 76–90 MHz (Japan).  11 = Reserved.
5:4	SPACE[1:0]	Channel Spacing.  00 = 200 kHz (USA, Australia) (default).  01 = 100 kHz (Europe, Japan).  10 = 50 kHz.
3:0	VOLUME[3:0]	Volume. Relative value of volume is shifted –30 dBFS with the VOLEXT 06h[8] bit.  VOLEXT = 0 (default).  0000 = mute (default).  0001 = -28 dBFS.  : : :1110 = -2 dBFS.  1111 = 0 dBFS.  VOLEXT = 1.  0000 = mute.  0001 = -58 dBFS. : : : :1110 = -32 dBFS. : : :1111 = -30 dBFS.  FS = full scale. Volume scale is logarithmic.