# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## Si4710/11-B30 FM RADIO TRANSMITTER

#### **Features**

 Integrated receive power measurement

SILICON LABS

- Worldwide FM band support (76–108 MHz)
- Requires only two external components
- Frequency synthesizer with integrated VCO
- Digital stereo modulator
- Programmable pre-emphasis
- Analog/digital audio interface
- Audio silence detector
- Programmable reference clock

#### **Applications**


- Cellular handsets/hands-free
- MP3 players
- Portable media players

- RDS/RBDS encoder (Si4711 only)
- PCB loop and stub antenna support with self-calibrated capacitor tuning
- Programmable transmit level
- Audio dynamic range control
- Advanced modulation control
- 2.7 to 5.5 V supply voltage
- Integrated LDO regulator
  - 3 x 3 x 0.55 mm 20-pin QFN
- Pb-free and RoHS Compliant
   Designed for compatibility with cellular operation

Wireless speakers/microphone

Satellite digital audio radios Personal computers/notebooks





Patents pending


Note: To ensure proper operation and performance, follow the guidelines in "AN383: Universal Antenna Selection and Layout Guidelines." Silicon Laboratories will evaluate schematics and layouts for gualified customers.

Description

The Si4710/11 integrates the complete transmit functions for standardscompliant unlicensed FM broadcast stereo transmission. Users must comply with local regulations on radio frequency (RF) transmission.

-

#### **Functional Block Diagram**





## TABLE OF CONTENTS

## Section

## <u>Page</u>

1. Electrical Specifications
2. Test Circuit
2.1. Test Circuit Schematic
2.2. Test Circuit Bill of Materials14
3. Typical Application Schematics
3.1. Analog Audio Inputs
3.2. Digital Audio Inputs
3.3. Typical Application Schematic Bill of Materials
4. Universal AM/FM RX/FM TX Application Schematic
4.1. Universal AM/FM RX/FM TX Bill of Materials
5. Functional Description
5.1. Overview
5.2. FM Transmitter
5.3. Digital Audio Interface
5.4. Line Input
5.5. Audio Dynamic Range Control
5.6. Audio Limiter
5.7. Pre-Emphasis and De-Emphasis
5.8. RDS/RBDS Processor (Si4711 Only)
5.9. Tuning
5.10. Reference Clock
5.11. Control Interface
5.12. GPO Outputs
5.13. Reset, Powerup, and Powerdown
5.14. Programming with Commands
6. Commands and Properties
7. Pin Descriptions: Si4710/11-GM
8. Ordering Guide
9. Package Markings (Top Marks)
9.1. Si4710 Top Mark
9.2. Si4711 Top Mark
9.3. Top Mark Explanation
10. Package Outline: Si4710/11-GM
11. PCB Land Pattern: Si4710/11-GM35
12. Additional Reference Resources
Document Change List
Contact Information



## **1. Electrical Specifications**

## Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage	V <sub>DD</sub>		2.7	—	5.5	V
Interface Supply Voltage	V <sub>IO</sub>		1.5	—	3.6	V
Power Supply Powerup Rise Time	V <sub>DDRISE</sub>		10	_	_	μs
Interface Supply Powerup Rise Time	V <sub>IORISE</sub>		10	—	—	μs
Ambient Temperature	Τ <sub>Α</sub>		-20	25	85	°C
<b>Note:</b> All minimum and maximum spec Typical values apply at V <sub>DD</sub> = 3.3 otherwise stated.						

## Table 2. Absolute Maximum Ratings<sup>1,2</sup>

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.5 to 5.8	V
Interface Supply Voltage	V <sub>IO</sub>	-0.5 to 3.9	V
Input Current <sup>3</sup>	I <sub>IN</sub>	10	mA
Input Voltage <sup>3</sup>	V <sub>IN</sub>	-0.3 to (V <sub>IO</sub> + 0.3)	V
Operating Temperature	T <sub>OP</sub>	-40 to 95	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
RF Input Level <sup>4</sup>		0.4	V <sub>PK</sub>

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure beyond recommended operating conditions for extended periods may affect device reliability.

2. The Si4710/11 devices are high-performance RF integrated circuits with certain pins having an ESD rating of < 2 kV HBM. Handling and assembly of these devices should only be done at ESD-protected workstations.

3. For input pins SCLK, SEN, SDIO, RST, RCLK, DCLK, DFS, DIN, GPO1, GPO2/INT, and GPO3.

4. At RF input pin, TXO.



#### **Table 3. DC Characteristics**

Test conditions:  $V_{RF}$  = 118 dBµV, stereo,  $\Delta f$  = 68.25 kHz,  $\Delta f$ pilot = 6.75 kHz, REFCLK = 32.768 kHz, unless otherwise specified. Production test conditions:  $V_{DD}$  = 3.3 V,  $V_{IO}$  = 3.3 V,  $T_A$  = 25 °C,  $F_{RF}$  = 98 MHz.

Characterization test conditions:  $V_{DD}$  = 2.7 to 5.5 V,  $V_{IO}$  = 1.5 to 3.6 V,  $T_A$  = -20 to 85 °C,  $F_{RF}$  = 76–108 MHz.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
FM Transmitter from Line Input			1		•	
TX Supply Current	I <sub>TX</sub>		—	18.8	22.8	mA
TX Interface Supply Current	I <sub>IO</sub>		—	320	600	μA
FM Transmitter from Digital Auc	lio Input					
TX Supply Current	I <sub>DTX</sub>	DCLK = 3.072 MHz	—	18.3	—	mA
TX Interface Supply Current	I <sub>DIO</sub>	DCLK = 3.072 MHz	—	320	—	μA
Supplies and Interface						
V <sub>DD</sub> Powerdown Current	I <sub>DD</sub>	Powerdown mode	—	10	20	μA
V <sub>IO</sub> Interface Powerdown Current	I <sub>IO</sub>	SCLK, RCLK inactive Powerdown mode	—	3	10	μA
High Level Input Voltage <sup>1</sup>	V <sub>IH</sub>		0.7 x V <sub>IO</sub>		V <sub>IO</sub> + 0.3	V
Low Level Input Voltage <sup>1</sup>	V <sub>IL</sub>		-0.3	_	0.3 x V <sub>IO</sub>	V
High Level Input Current <sup>1</sup>	I <sub>IH</sub>	$V_{IN} = V_{IO} = 3.6 V$	-10	_	10	μA
Low Level Input Current <sup>1</sup>	۱ <sub>IL</sub>	$V_{IN} = 0 V, V_{IO} = 3.6 V$	-10	_	10	μA
High Level Output Voltage <sup>2</sup>	V <sub>OH</sub>	l <sub>OUT</sub> = 500 μA	0.8 x V <sub>IO</sub>	_	—	V
Low Level Output Voltage <sup>2</sup>	V <sub>OL</sub>	I <sub>OUT</sub> = –500 μA	—	—	0.2 x V <sub>IO</sub>	V
Notes:			·		•	

1. For input pins SCLK, SEN, SDIO, RST, RCLK, DCLK, DFS, DIN, GPO1, GPO2/INT, and GPO3.

2. For output pins SDIO, GPO1, GPO2/INT, and GPO3.



## Table 4. Reset Timing Characteristics<sup>1,2,3</sup>

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{IO} = 1.5 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Min	Тур	Мах	Unit
$\overline{RST}$ Pulse Width and GPO1, GPO2/ $\overline{INT}$ Setup to $\overline{RST}^{\uparrow 4}$	t <sub>SRST</sub>	100	_	_	μs
GPO1, GPO2/INT Hold from RST↑	t <sub>HRST</sub>	30	_	_	ns

#### **Important Notes:**

- 1. When selecting 2-wire mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is high) does not occur within 300 ns before the rising edge of RST.
- 2. When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of RST, and stays high until after the 1st start condition.
- 3. When selecting 3-wire or SPI modes, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of RST.

4. If GPO1 and GPO2 are actively driven by the user, then minimum t<sub>SRST</sub> is only 30 ns. If GPO1 or GPO2 is hi-Z, then minimum t<sub>SRST</sub> is 100 µs, to provide time for on-chip 1 MΩ devices (active while RST is low) to pull GPO1 high and GPO2 low.




Figure 1. Reset Timing Parameters for Busmode Select



## Table 5. 2-Wire Control Interface Characteristics<sup>1,2,3</sup>

(V\_{DD} = 2.7 to 5.5 V, V\_{IO} = 1.5 to 3.6 V, T\_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Frequency	f <sub>SCL</sub>		0		400	kHz
SCLK Low Time	t <sub>LOW</sub>		1.3		_	μs
SCLK High Time	t <sub>HIGH</sub>		0.6		_	μs
SCLK Input to SDIO↓ Setup (START)	t <sub>SU:STA</sub>		0.6	_	_	μs
SCLK Input to SDIO $\downarrow$ Hold (START)	t <sub>HD:STA</sub>		0.6	_	_	μs
SDIO Input to SCLK <sup>↑</sup> Setup	t <sub>SU:DAT</sub>		100		_	ns
SDIO Input to SCLK $\downarrow$ Hold <sup>4,5</sup>	t <sub>HD:DAT</sub>		0		900	ns
SCLK input to SDIO <sup>↑</sup> Setup (STOP)	t <sub>SU:STO</sub>		0.6			μs
STOP to START Time	t <sub>BUF</sub>		1.3	_	_	μs
SDIO Output Fall Time	t <sub>f:OUT</sub>		20 + 0.1 $\frac{C_b}{1 \text{ pF}}$	_	250	ns
SDIO Input, SCLK Rise/Fall Time	t <sub>f:IN</sub> t <sub>r:IN</sub>		20 + 0.1 $\frac{C_b}{1 \text{ pF}}$	_	300	ns
SCLK, SDIO Capacitive Loading	Cb		—		50	pF
Input Filter Pulse Suppression	t <sub>SP</sub>		—		50	ns

Notes:

1. When  $V_{IO} = 0$  V, SCLK and SDIO are low-impedance. 2-wire control interface is  $I^2C$  compatible.

2. When selecting 2-wire mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is high) does not occur within 300 ns before the rising edge of RST.

3. When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of RST, and stays high until after the first start condition.

4. The Si4710/11 delays SDIO by a minimum of 300 ns from the  $V_{IH}$  threshold of SCLK to comply with the minimum t

5. HD:DAT specification.

The maximum t<sub>HD:DAT</sub> has only to be met when f<sub>SCL</sub> = 400 kHz. At frequencies below 400 KHz, t<sub>HD:DAT</sub> may be violated as long as all other timing parameters are met.






Figure 2. 2-Wire Control Interface Read and Write Timing Parameters




Figure 3. 2-Wire Control Interface Read and Write Timing Diagram





#### **Table 6. 3-Wire Control Interface Characteristics**

(V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>IO</sub> = 1.5 to 3.6 V, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Frequency	f <sub>CLK</sub>		0	—	2.5	MHz
SCLK High Time	t <sub>HIGH</sub>		25	—	—	ns
SCLK Low Time	t <sub>LOW</sub>		25	—	—	ns
SDIO Input, SEN to SCLK↑ Setup	t <sub>S</sub>		20	—	—	ns
SDIO Input to SCLK↑ Hold	t <sub>HSDIO</sub>		10	—	—	ns
SEN Input to SCLK↓ Hold	t <sub>HSEN</sub>		10	_	—	ns
SCLK↑ to SDIO Output Valid	t <sub>CDV</sub>	Read	2	—	25	ns
SCLK <sup>↑</sup> to SDIO Output High Z	t <sub>CDZ</sub>	Read	2	_	25	ns
SCLK, SEN, SDIO, Rise/Fall time	t <sub>R</sub> t <sub>F</sub>		_	_	10	ns
Note: When selecting 3-wire mode, the	user must ens	sure that a rising edge of S	CLK does n	ot occur wi	thin 300 ns	before the

rising edge of RST.









## **Table 7. SPI Control Interface Characteristics**

(V\_{DD} = 2.7 to 5.5 V, V\_{IO} = 1.5 to 3.6 V, T\_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Frequency	f <sub>CLK</sub>		0	—	2.5	MHz
SCLK High Time	t <sub>HIGH</sub>		25	—	—	ns
SCLK Low Time	t <sub>LOW</sub>		25			ns
SDIO Input, SEN to SCLK↑ Setup	t <sub>S</sub>		15	—		ns
SDIO Input to SCLK↑ Hold	t <sub>HSDIO</sub>		10	—		ns
SEN Input to SCLK↓ Hold	t <sub>HSEN</sub>		5			ns
SCLK↓ to SDIO Output Valid	t <sub>CDV</sub>	Read	2	—	25	ns
SCLK↓ to SDIO Output High Z	t <sub>CDZ</sub>	Read	2	—	25	ns
SCLK, SEN, SDIO, Rise/Fall time	t <sub>R,</sub> t <sub>F</sub>		—		10	ns
Note: When selecting SPI mode, the us rising edge of RST.	ser must ensur	e that a rising edge of SC	LK does not	t occur with	in 300 ns b	efore the





Figure 6. SPI Control Interface Write Timing Parameters







### Table 8. Digital Audio Interface Characteristics

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{IO} = 1.5 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 \text{ °C})$ 

t <sub>DCH</sub>		10		1	
		10	—	—	ns
t <sub>DCL</sub>		10	_	—	ns
t <sub>SU:DFS</sub>		5		—	ns
t <sub>HD:DFS</sub>		5		—	ns
t <sub>SU:DIN</sub>		5	_	—	ns
t <sub>HD:DIN</sub>		5		—	ns
t <sub>R</sub> t <sub>F</sub>		_	—	10	ns
		1.0		40.0	MHz
	t <sub>HD:DFS</sub> t <sub>SU:DIN</sub> t <sub>HD:DIN</sub> t <sub>R</sub>	t <sub>HD:DFS</sub> t <sub>SU:DIN</sub> t <sub>HD:DIN</sub> t <sub>R</sub>	tHD:DFS     5       tSU:DIN     5       tHD:DIN     5       tR     —       tF     —	tHD:DFS         5            tSU:DIN         5            tHD:DIN         5            tR tF	tHD:DFS     5        tSU:DIN     5        tHD:DIN     5        tR tF      10

#### Notes:

1. Guaranteed by characterization.

2. The DCLK frequency may be set below the minimum specification if DIGITAL\_INPUT\_SAMPLE\_RATE is first set to 0 (disable).




Figure 8. Digital Audio Interface Timing Parameters, I<sup>2</sup>S Mode



## Si4710/11-B30

## Table 9. FM Transmitter Characteristics<sup>1</sup>

(Test conditions:  $V_{RF}$  = 118 dBµV, stereo,  $\Delta f$  = 68.25 kHz,  $\Delta f$ pilot = 6.75 kHz, REFCLK = 32.768 kHz, 75 µs pre-emphasis, unless otherwise specified.

Production test conditions:  $V_{DD} = 3.3 \text{ V}$ ,  $V_{IO} = 3.3 \text{ V}$ ,  $T_A = 25 \text{ °C}$ ,  $F_{RF} = 98 \text{ MHz}$ .

Characterization test conditions:  $V_{DD} = 2.7$  to 5.5 V,  $V_{IO} = 1.5$  to 3.6 V,  $T_A = -20$  to 85 °C,  $F_{RF} = 76-108$  MHz. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at  $V_{DD} = 3.3$  V and 25 °C unless otherwise stated.

Parameters are tested in production unless otherwise specified.)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit Frequency Range <sup>2</sup>	f <sub>RF</sub>		76	—	108	MHz
Transmit Frequency Accuracy and Stability <sup>2,3</sup>			-3.5	_	3.5	kHz
Transmit Voltage Accuracy <sup>2</sup>		V <sub>RF</sub> = 103–117 dBμV	-2.5		2.5	dB
Transmit Voltage Accuracy		V <sub>RF</sub> = 102, 118 dBμV	-2.5		2.5	dB
Transmit Voltage Temperature Coefficient <sup>2</sup>			-0.075	_	-0.025	dB/ºC
Transmit Channel Edge Power		> ±100 kHz, pre-emphasis off	—	—	-20	dBc
Transmit Adjacent Channel Power		> ±200 kHz, pre-emphasis off	_	-30	-26	dBc
Transmit Alternate Channel Power		> ±400 kHz, pre-emphasis off	_	-30	-26	dBc
Transmit Emissions		In-band (76–108 MHz)	—		-30	dBc
Output Capacitance Max <sup>2</sup>	C <sub>tune</sub>		—	53	—	pF
Output Capacitance Min <sup>2</sup>	C <sub>tune</sub>		—	5	_	pF
Pre-emphasis Time Constant <sup>2</sup>		TX_PREMPHASIS = 75 μs	70	75	80	μs
		TX_PREMPHASIS = 50 μs	45	50	54	μs
Audio SNR Mono <sup>2</sup>		$\Delta f = 22.5 \text{ kHz}, \text{ Mono},$ limiter off	58	63	—	dB
Audio SNR Stereo		$\Delta f$ = 22.5 kHz, $\Delta f$ pilot = 6.75 kHz, Stereo, limiter off	53	58	_	dB
Audio THD Mono		$\Delta f = 75 \text{ kHz}, \text{ Mono},$ limiter off	_	0.1	0.5	%
Audio THD Stereo <sup>2</sup>		$\Delta f = 22.5 \text{ kHz},$ $\Delta f pilot = 6.75 \text{ kHz}, \text{ Stereo},$ limiter off	_	0.1	0.5	%
Audio Stereo Separation <sup>2</sup>		left channel only	30	35	—	dB

Notes:

 FM transmitter performance specifications are subject to adherence to Silicon Laboratories guidelines in "AN383: Universal Antenna Selection and Layout Guidelines." Silicon Laboratories will evaluate schematics and layouts for qualified customers. Tested with test schematic (L = 120 nH, Q ≥ 30) shown in Figure 9 on page 14.

2. Guaranteed by characterization.

3. No measurable  ${\it \Delta f RF}/{\it \Delta V}_{DD}$  at  ${\it \Delta V}_{DD}$  of 500 mVpk-pk at 100 Hz to 10 kHz.



## Table 9. FM Transmitter Characteristics<sup>1</sup> (Continued)

(Test conditions:  $V_{RF}$  = 118 dBµV, stereo,  $\Delta f$  = 68.25 kHz,  $\Delta f$ pilot = 6.75 kHz, REFCLK = 32.768 kHz, 75 µs pre-emphasis, unless otherwise specified.

Production test conditions:  $V_{DD} = 3.3 \text{ V}$ ,  $V_{IO} = 3.3 \text{ V}$ ,  $T_A = 25 \text{ °C}$ ,  $F_{RF} = 98 \text{ MHz}$ .

Characterization test conditions:  $V_{DD} = 2.7$  to 5.5 V,  $V_{IO} = 1.5$  to 3.6 V,  $T_A = -20$  to 85 °C,  $F_{BF} = 76-108$  MHz.

All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions.

Typical values apply at  $V_{DD}$  = 3.3 V and 25 °C unless otherwise stated.

Parameters are tested in production unless otherwise specified.)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Sub Carrier Rejection Ratio	SCR		40	50	_	dB
Powerup Settling Time <sup>2</sup>				—	110	ms
Input Signal Level <sup>2</sup>	V <sub>AI</sub>			—	0.636	V <sub>PK</sub>
Frequency Flatness <sup>2</sup>		Mono, ±1.5 dB, $\Delta f = 75$ kHz, 0, 50, 75 µs pre-emphasis, limiter off	30		15 k	Hz
High Pass Corner Frequency <sup>2</sup>		Mono, –3 dB, ∆f = 75 kHz, 0, 50, 75 µs pre-emphasis, limiter off	5	_	30	Hz
Low Pass Corner Frequency <sup>2</sup>		Mono, –3 dB, ∆f = 75 kHz, 0, 50, 75 µs pre-emphasis, limiter off	15 k		16 k	Hz
Audio Imbalance		Mono	-1	—	1	dB
Pilot Modulation Rate Accuracy <sup>2</sup>		$\Delta f = 68.25 \text{ kHz},$ $\Delta f pilot = 6.75 \text{ kHz}, Stereo$	-10	_	10	%
Audio Modulation Rate Accuracy <sup>2</sup>		$\Delta f = 68.25 \text{ kHz},$ $\Delta f pilot = 6.75 \text{ kHz}, Stereo$	-10	_	10	%
Input Resistance <sup>2</sup>		LIATTEN[1:0] = 11	50	60	—	kΩ
Input Capacitance <sup>2</sup>				10	—	pF

Notes:

 FM transmitter performance specifications are subject to adherence to Silicon Laboratories guidelines in "AN383: Universal Antenna Selection and Layout Guidelines." Silicon Laboratories will evaluate schematics and layouts for qualified customers. Tested with test schematic (L = 120 nH, Q ≥ 30) shown in Figure 9 on page 14.

**2.** Guaranteed by characterization.

3. No measurable  $\Delta fRF/\Delta V_{DD}$  at  $\Delta V_{DD}$  of 500 mVpk-pk at 100 Hz to 10 kHz.

## **Table 10. Reference Clock Characteristics**

(V\_{DD} = 2.7 to 5.5 V, V\_{IO} = 1.5 to 3.6 V,  $T_A$  = –20 to 85 °C,  $F_{RF}$  = 76–108 MHz)

Supported Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RCLK Frequency Range <sup>1,2</sup>			31.130	32.768	40,000	kHz
Frequency Tolerance <sup>1</sup>			-50		50	ppm

Notes:


1. Guaranteed by characterization.

2. The RCLK frequency divided by an integer number (the prescaler value) must fall in the range of 31,130 to 34,406 Hz. Therefore, the range of RCLK frequencies is not continuous below frequencies of 311.3 kHz.



## 2. Test Circuit

## 2.1. Test Circuit Schematic



Notes:

- 1. Si4710/11 is shown configured in I<sup>2</sup>C compatible bus mode.
- 2. GPO2/INT can be configured for interrupts with the powerup command.
- 3. To ensure proper operation and FM transmitter performance, follow the guidelines in "AN383: 3 mm x 3 mm QFN Universal Layout Guide." Silicon Laboratories will evaluate schematics and layouts for qualified customers.
- 4. LIN, RIN line inputs must be ac-coupled.

## **Figure 9. Test Circuit Schematic**

## 2.2. Test Circuit Bill of Materials


Table 11. Si4710/11	<b>Test Circuit</b>	<b>Bill of Materials</b>
---------------------	---------------------	--------------------------

Component(s)	Value/Description	Supplier(s)
C1	Supply bypass capacitor, 22 nF, 20%, Z5U/X7R	Murata
C2, C3	AC Coupling Capacitor, 0.47 µF	Murata
C4	2 pF, ±.05 pF, 06035JZR0AB	AVX
L1	120 nH inductor, Qmin = 30	Murata
R1	49.9 Ω, 5%	Murata
U1	Si4710/11 FM Radio Transmitter	Silicon Laboratories



## **3. Typical Application Schematics**

## 3.1. Analog Audio Inputs




Notes:

- 1. Si4710/11 is shown configured in  $I^2C$  compatible bus mode.
- 2. GPO2/INT can be configured for interrupts with the powerup command.
- 3. To ensure proper operation and FM transmitter performance, follow the guidelines in "AN383: 3 mm x 3 mm QFN Universal Layout Guide." Silicon Laboratories will evaluate schematics and layouts for gualified customers.
- 4. LIN, RIN line inputs must be ac-coupled.

## Figure 10. Analog Audio Inputs (LIN, RIN)



## 3.2. Digital Audio Inputs



#### Notes:

- 1. Si4710/11 is shown configured in  $I^2C$  compatible bus mode.
- 2. GPO2/INT can be configured for interrupts with the powerup command.
- 3. To ensure proper operation and FM transmitter performance, follow the guidelines in "AN383: Si47xx 3 mm x 3 mm QFN Universal Layout Guide." Silicon Laboratories will evaluate schematics and layouts for gualified customers.

## Figure 11. Digital Audio Inputs (DIN, DFS, DCLK)

## 3.3. Typical Application Schematic Bill of Materials


#### Table 12. Si4710/11 Bill of Materials

Component(s)	Value/Description	Supplier(s)
C1	Supply bypass capacitor, 22 nF, 20%, Z5U/X7R	Murata
C2, C3	AC Coupling Capacitor, 0.47 µF	Murata
L1	120 nH inductor, Qmin = 30	Murata
R1, R2	2 kΩ Resistor	Any
R3	600 $\Omega$ Resistor	Any
U1	Si4710/11 FM Radio Transmitter	Silicon Laboratories



## 4. Universal AM/FM RX/FM TX Application Schematic

Figure 12 shows an application schematic that supports the Si47xx family of 3 mm x 3 mm QFN products, including the Si4702/3/4/5 FM receivers, Si471x FM transmitters, Si472x FM transceivers, and Si473x AM/FM receivers.



#### Figure 12. Universal AM/FM RX/FM TX Application Schematic

Following the schematic and layout recommendations detailed in "AN383: Universal Antenna Selection and Layout Guidelines" will result in optimal performance with the minimal application schematic shown in Figure 12. "Universal AM/FM RX/FM TX Application Schematic". System components are those that are likely to be present for any tuner or transmitter design.



## 4.1. Universal AM/FM RX/FM TX Bill of Materials

The bill of materials for the expanded application schematic shown in Figure 12 is provided in Table 13. Refer to the individual device layout guides and antenna interface guides for a discussion of the purpose of each component.

Designator	Description	Note
C1	Supply bypass capacitor, 22 nF, 10%, Z5U/X7R, 0402	
U1	Silicon Laboratories Si47xx, 3 mm x 3 mm, 20 pin, QFN	
R12, R13, R19, R20, R21	0 Ω jumper, 0402	R12, R13, and R21 for Si4702/03 Only
C16	AM antenna ac coupling capacitor, 470 nF, 20%, Z5U/X7R	AM Ferrite Antenna
LFERRITE	AM Ferrite loop stick, 180–600 μH	AM Ferrite Antenna
FB1,FB2	Ferrite bead, 2.5 kΩ @ 100 MHZ, 0603, Murata BLM18BD252SN1D	Headphone Antenna
LHEADPHONE	Headphone antenna matching inductor, 270 nH, 0603, Q>15, Murata LQW18ANR27J00D	Headphone Antenna
LSHORT	Embedded antenna matching inductor, 120 nH, 0603, Q>30, Murata LQW18ANR12J00D	Embedded Antenna
R14	Embedded antenna jumper, 2.2 $\Omega$ , 0402	Optional
C2	Supply bypass capacitor, 22 nF, 10%, Z5U/X7R, 0402	Optional
C3	Supply bypass capacitor, 100 nF, 10%, Z5U/X7R, 0402	Optional
C5, C6	Headphone amp output shunt capacitor, 100 pF, 10%, Z5U/X7R, 0402	Optional
R7-R11	Current limiting resistor, 20 $\Omega$ –2 k $\Omega$ , 0402	Optional
C12, C13	Crystal load capacitor, 22 pF, 5%, COG	Optional
X1	Crystal, Epson FC-135	Optional
C7, C8	Si47xx input ac coupling capacitor, 0.39 $\mu$ F, X7R/X5R, 0402	System Component
D1-D5	ESD Diode, SOT23-3, California Micro Devices CM1214-01ST	System Component
C11	Supply bypass capacitor, 100 nF, 10%, Z5U/X7R, 0402	Headphone Amplifier
C4	Headphone antenna ac coupling capacitor, 1 nF, 10%, Z5U/X7R, 0402	Headphone Antenna
C9, C10	Headphone amp output ac coupling capacitor, 125 uF, X7R, 0805	Headphone Amplifier
C14, C15	Headphone amp input ac coupling capacitor, 0.39 $\mu$ F, X7R/X5R, 0402	Headphone Amplifier
R1,R2,R3,R4	Headphone amp feedback/gain resistor, 20 k $\Omega$ , 0402	Headphone Amplifier
R5, R6	Headphone amp bleed resistor, 100 k $\Omega$ , 0402	Headphone Amplifier
U2	Headphone amplifier, National Semiconductor, LM4910MA	Headphone Amplifier
R16, R17	Current limiting resistor, 2 k $\Omega$ , 0402	System Component
R18	Current limiting resistor, 600 $\Omega$ , 0402	System Component
L1	VCO filter inductor, 10 nH, 0603, Q>30, Murata, LQW18ANR01J00D	Optional
C17	VCO filter capacitor, 3.3 pF, 0402, COG, Venkel, C0402COG2503R3JN	Optional

## Table 13. Bill of Materials



## 5. Functional Description

## 5.1. Overview




Figure 13. Functional Block Diagram

The Si4710/11 is the first 100% CMOS FM radio transmitter with integrated receive functionality to measure received signal strength. The device leverages Silicon Labs' highly successful and proven Si4700/01 FM receiver patent family and offers unmatched integration and performance, allowing FM transmit to be added to any portable device with a single chip. The Si4710/11 offers industry-leading size, performance, low power consumption, flexibility, and ease of use.

The Si4710/11's digital integration reduces the required external components of traditional offerings, resulting in a solution requiring only an external inductor and bypass capacitor, and PCB space of approximately 15 mm<sup>2</sup>. This increases the device reliability and simplifies the design and manufacturing for companies adopting this technology.

The Si4710/11 performs FM modulation in the digital domain to achieve high fidelity, optimal performance versus power consumption, and flexibility of design. The onboard DSP provides modulation adjustment and audio dynamic range control for optimum sound quality.

The Si4711 supports the European Radio Data System (RDS) and the US Radio Broadcast Data System (RBDS) including all the symbol encoding, block

synchronization, and error correction functions. Using this feature, the Si4711 enables data such as artist name and song title to be transmitted to an RDS/RBDS receiver.

The transmit output (TXO) connects directly to the transmit antenna with only one external inductor to provide harmonic filtering. The output is programmable over a 10 dB voltage range in 1 dB steps. The TXO output pin can also be configured for loop antenna support. Users are responsible for complying with local regulations on RF transmission (FCC, ETSI, ARIB, etc.).

The digital audio interface operates in slave mode and supports a variety of MSB-first audio data formats including  $I^2S$  and left-justified modes. The interface has three pins: digital data input (DIN), digital frame synchronization input (DFS), and a digital bit synchronization input clock (DCLK). The Si4710/11 supports a number of industry-standard sampling rates including 32, 40, 44.1, and 48 kHz. The digital audio interface enables low-power operation by eliminating the need for redundant DACs and ADCs on the audio baseband processor.

The Si4710/11 includes a low-noise stereo line input



## Si4710/11-B30

(LIN/RIN) with programmable attenuation. To ensure optimal audio performance, the Si4710/11 has a transmit line input property that allows the user to specify the peak amplitude of the analog input required to reach maximum deviation level. The deviation levels of the audio, pilot, and RDS/RBDS signals can be independently programmed to customize FM transmitter designs. The Si4710/11 has a programmable low audio level and high audio level indicators that allows the user to selectively enable and disable the carrier based on the presence of audio content. In addition, the device provides an overmodulation indicator to allow the user to dynamically set the maximum deviation level. The Si4710/11 has a programmable audio dynamic range control that can be used to reduce the dynamic range of the audio input signal and increase the volume at the receiver. These features can dramatically improve the end user's listening experience.

The Si4710/11 is reset by applying a logic low on the RST pin. This causes all register values to be reset to their default values. The digital input/output interface supply ( $V_{IO}$ ) provides voltage to the RST, SEN, SDIO, RCLK, DIN, DFS, and DCLK pins and can be connected to the audio baseband processor's supply voltage to save power and remove the need for voltage level translators. RCLK is not required for register operation.

The Si4710/11 reference clock is programmable, supporting many RCLK inputs as shown in Table 9.

The Si4710/11 are part of a family of broadcast audio solutions offered in standard,  $3 \times 3 \text{ mm } 20\text{-pin } \text{QFN}$  packages. All solutions are layout compatible, allowing a single PCB to accommodate various feature offerings.

The Si4710/11 includes line inputs to the on-chip analog-to-digital converters (ADC), a programmable reference clock input, and a configurable digital audio interface. The chip supports  $I^2$ C-compliant 2-wire, 8-bit SPI, and a 3-wire control interface.

## 5.2. FM Transmitter

The transmitter (TX) integrates a stereo audio ADC to convert analog audio signals to high fidelity digital signals. Alternatively, digital audio signals can be applied to the Si4710/11 directly to reduce power consumption by eliminating the need to convert audio baseband signals to analog and back again to digital. Digital signal processing is used to perform the stereo MPX encoding and FM modulation to a low digital IF. Transmit baseband filters suppress out-of-channel noise and images from the digital low-IF signal. A quadrature single-sideband mixer up-converts the digital IF signal to RF, and internal RF filters suppress noise and harmonics to support the harmonic emission requirements of cellular phones, GPS, WLAN, and other wireless standards.

The TXO output has over 10 dB of output level control, programmable in approximately 1 dB steps. This large output range enables a variety of antennas to be used for transmit, such as a monopole stub antenna or a loop antenna. The 1 dB step size provides fine adjustment of the output voltage.

The TXO output requires only one external 120 nH inductor. The inductor is used to resonate the antenna and is automatically calibrated within the integrated circuit to provide the optimum output level and frequency response for supported transmit frequencies. Users are responsible for adjusting their system's radiated power levels to comply with local regulations on RF transmission (FCC, ETSI, ARIB, etc.).



## 5.3. Digital Audio Interface

The digital audio interface operates in slave mode and supports 3 different audio data formats:

- 1. I<sup>2</sup>S
- 2. Left-Justified
- 3. DSP Mode

#### 5.3.1. Audio Data Formats

In I<sup>2</sup>S mode, the MSB is captured on the second rising edge of DCLK following each DFS transition. The remaining bits of the word are sent in order, down to the LSB. The Left Channel is transferred first when the DFS is low, and the Right Channel is transferred when the DFS is high.

In Left-Justified mode, the MSB is captured on the first rising edge of DCLK following each DFS transition. The remaining bits of the word are sent in order, down to the LSB. The Left Channel is transferred first when the DFS is high, and the Right Channel is transferred when the DFS is low.

In DSP mode, the DFS becomes a pulse with a width of 1 DCLK period. The Left Channel is transferred first, followed right away by the Right Channel. There are two options in transferring the digital audio data in DSP mode: the MSB of the left channel can be transferred on the first rising edge of DCLK following the DFS pulse or on the second rising edge.

In all audio formats, depending on the word size, DCLK frequency and sample rates, there may be unused DCLK cycles after the LSB of each word before the next DFS transition and MSB of the next word.

The number of audio bits can be configured for 8, 16, 20, or 24 bits.

#### 5.3.2. Audio Sample Rates

The device supports a number of industry-standard sampling rates including 32, 40, 44.1, and 48 kHz. The digital audio interface enables low-power operation by eliminating the need for redundant DACs and ADCs on the audio baseband processor. The sampling rate is selected using the DIGITAL\_INPUT\_SAMPLE\_RATE property.

The device supports DCLK frequencies above 1 MHz. After powerup the DIGITAL INPUT SAMPLE RATE property defaults to 0 (disabled). After DCLK is supplied, the DIGITAL INPUT SAMPLE RATE property should be set to the desired audio sample rate 40. 48 kHz. such as 32, 44.1, or The DIGITAL INPUT SAMPLE RATE property must be set to 0 before DCLK is removed or the DCLK frequency drops below 1 MHz. A device reset is required if this requirement is not followed.



## Si4710/11-B30




Figure 16. DSP Digital Audio Format



## 5.4. Line Input

The Si4710/11 provides left and right channel line inputs (LIN and RIN). The inputs are high-impedance and low-capacitance, suited to receiving line level signals from external audio baseband processors. Both line inputs are low-noise inputs with programmable attenuation. Passive and active anti-aliasing filters are incorporated to prevent high frequencies from aliasing into the audio band and degrading performance.

To ensure optimal audio performance, the Si4710/11 has a TX\_LINE\_INPUT\_LEVEL property that allows the user to specify the peak amplitude of the analog input (LILEVEL[9:0]) required to reach the maximum deviation level programmed in the audio deviation property, TX\_AUDIO\_DEVIATION. A corresponding line input attenuation code, LIATTEN[1:0], is also selected by the expected peak amplitude level. Table 14 shows the line attenuation codes.

LIATTEN[1:0]	Peak Input Voltage [mV]	RIN/LIN Input Resistance [kΩ]
00	190	396
01	301	100
10	416	74
11	636	60

Table 14. Line Attenuation Codes

The line attenuation code is chosen by picking the lowest Peak Input Voltage in Table 14 that is just above the expected peak input voltage coming from the audio baseband processor. For example, if the expected peak input voltage from the audio baseband processor is 400 mV, the user chooses LIATTEN[1:0] = 10 since the Peak Input Voltage of 416 mV associated with LIATTEN[1:0] = 10 is just greater than the expected peak input voltage of 400 mV. The user also enters 400 mV into the LILEVEL[9:0] to associate this input level to the maximum frequency deviation level programmed into the audio deviation property. Note that selecting a particular value of LIATTEN[1:0] changes the input resistance of the LIN and RIN pins. This feature is used for cases where the expected peak input level exceeds the maximum input level of the LIN and RIN pins.

The maximum analog input level is 636 mVpK. If the analog input level from the audio baseband processor exceeds this voltage, series resistors must be inserted in front of the LIN and RIN pins to attenuate the voltage such that it is within the allowable operating range. For example, if the audio baseband's expected peak amplitude is 900 mV and the V<sub>IO</sub> supply voltage is 1.8 V, the designer can use 30 k $\Omega$  series resistors in front of the LIN and RIN pins and select LIATTEN[1:0] = 11. The resulting expected peak input voltage at the LIN/RIN pins is 600 mV, since this is just a voltage divider between the LIN/RIN input resistance (see Table 14, 60 k $\Omega$  for this example) and the external resistor. Note that the Peak Input Voltage corresponding to the chosen LIATTEN[1:0] code still needs to satisfy the condition of being just greater than the attenuated voltage. In this example, a line attenuation code of LIATTEN[1:0] = 11 has a Peak Input Voltage of 636 mV, which is just greater than the expected peak attenuated voltage of 600 mV. Also, the expected peak attenuated voltage is entered into the LILEVEL[9:0] parameter. Again, in this example, 600 mV is entered into LILVEVEL[9:0]. This example shows one possible solution, but many other solutions exist. The optimal solution is to apply the largest possible voltage to the LIN and RIN pins for signal-to-noise considerations; however, practical resistor values may limit the choices.

Note that the TX\_LINE\_INPUT\_LEVEL parameter will affect the high-pass filter characteristics of the accoupling capacitors and the resistance of the audio inputs.


The Si4710/11 has a programmable low audio level and high audio level indicators that allows the user to selectively enable and disable the carrier based on the presence of audio content. The TX\_ASQ\_LEVEL\_LOW and TX\_ASQ\_LEVEL\_HIGH parameters set the low level and high level thresholds in dBFS, respectively. The time required for the audio level to be below the low threshold is set with the TX\_ASQ\_DURATION\_LOW parameter, and similarly, the time required for the audio level to be above the high threshold is set with the TX\_ASQ\_DURATION\_HIGH parameter.



## 5.5. Audio Dynamic Range Control

The Si4710/11 includes digital audio dynamic range control with programmable gain, threshold, attack rate, and release rate. The total dynamic range reduction is set by the gain value and the audio output compression above the threshold is equal to Threshold/(Gain + Threshold) in dB. The gain specified cannot be larger than the absolute value of the threshold. This feature can also be disabled if audio compression is not desired.

The audio dynamic range control can be used to reduce the dynamic range of the audio signal, which improves the listening experience on the FM receiver. Audio dynamic range reduction increases the transmit volume by decreasing the peak amplitudes of audio signals and increasing the root mean square content of the audio signal. In other words, it amplifies signals below a threshold by a fixed gain and compresses audio signals above threshold by the ratio а of Threshold/(Gain + Threshold). Figure 17 shows an example transfer function of an audio dynamic range controller with the threshold set at -40 dBFS and a Gain = 20 dB relative to an uncompressed transfer function.



#### Figure 17. Audio Dynamic Range Transfer Function

For input signals below the threshold of -40 dBFS, the output signal is amplified or gained up by 20 dB relative to an uncompressed signal. Audio inputs above the threshold are compressed by a 2 to 1 dB ratio, meaning that every 2 dB increase in audio input level above the threshold results in an audio output increase of 1 dB. In this example, the input dynamic range of 90 dB is reduced to an output dynamic range of 70 dB.

Figure 18 shows the time domain characteristics of the audio dynamic range controller. The attack rate sets the speed with which the audio dynamic range controller responds to changes in the input level, and the release rate sets the speed with which the audio dynamic range controller returns to no compression once the audio input level drops below the threshold.




Figure 18. Time Domain Characteristics of the Audio Dynamic Range Controller

## 5.6. Audio Limiter

The Si4710/11 also includes a digital audio limiter. The audio limiter prevents over-modulation of the FM transmit output by dynamically attenuating peaks in the audio input signal that exceed a programmable threshold. The limiter threshold is set to the programmed audio deviation + ten percent. The threshold ensures that the output signal audio deviation does not exceed the programmed levels, avoiding audible artifacts or distortion in the target FM receiver, and complying with FCC or ETSI regulatory standards.

The limiter performs as a peak detector with an attack rate set to one audio sample, resulting in an almost immediate attenuation of the input peak. The recover rate is programmable to the customer's preference, and is set by default to 5 ms. This is the recommended setting to avoid audible pumping or popping. Please refer to "AN332: Universal Programming Guide."



## 5.7. Pre-Emphasis and De-Emphasis

Pre-emphasis and de-emphasis is a technique used by FM broadcasters to improve the signal-to-noise ratio of FM receivers by reducing the effects of high-frequency interference and noise. When the FM signal is transmitted, a pre-emphasis filter is applied to accentuate the high audio frequencies. All FM receivers incorporate a de-emphasis filter that attenuates high frequencies to restore a flat frequency response. Two time constants are used in various regions. The pre-emphasis time constant is programmable to 50 or 75  $\mu$ s and is set by using the TX\_PREEMPHASIS property.

### 5.8. RDS/RBDS Processor (Si4711 Only)

The Si4711 implements an RDS/RBDS\* processor for symbol encoding, block synchronization, and error correction. Digital data can be transmitted with the Si4711 RDS/RBDS encoding feature.

RDS transmission is supported with three different modes. The first mode is the simplest mode and requires no additional user support except for preloading the desired RDS PI and PTY codes and up to 12 8-byte PS character strings. The Si4711 will transmit the PI code and rotate through the transmission of the PS character strings with no further control required from outside the device. The second mode allows for more complicated transmissions. The PI and PTY codes are written to the device as in mode 1. The remaining blocks (B, C, and D) are written to a 252 byte buffer. This buffer can hold 42 sets of BCD blocks. The Si4711 creates RDS groups by creating block A from the PI code, concatenating blocks BCD from the buffer, and rotating through the buffer. The BCD buffer is circular; so, the pattern is repeated until the buffer is changed. Finally, the third mode allows the outside controller to burst data into the BCD buffer, which emulates a FIFO. The data does not repeat, but, when the buffer is nearly empty, the Si4711 signals the outside device to initiate another data burst. This mode permits the outside device to use any RDS functionality (including open data applications) that it wants.

\*Note: RDS/RBDS is referred to only as RDS throughout the remainder of this document.

### 5.9. Tuning

The frequency synthesizer uses Silicon Laboratories' proven technology including a completely integrated VCO. The frequency synthesizer generates the quadrature local oscillator signal used to upconvert the low intermediate frequency to RF. The VCO frequency is locked to the reference clock and adjusted with an automatic frequency control (AFC) servo loop during transmission.

The tuning frequency can be directly programmed with commands. For example, to tune to 98.1 MHz, the user writes the TX\_TUNE\_FREQ command with an argument = 9810.

The Si4710/11 supports channel spacing of 50, 100, or 200 kHz.

#### 5.10. Reference Clock

The Si4710/11 reference clock is programmable, supporting RCLK frequencies from 31.130 kHz to 40 MHz. The RCLK frequency divided by an integer number (the prescaler value) must fall in the range of 31,130 to 34,406 Hz. Therefore, the range of RCLK frequencies is not continuous below frequencies of 311.3 kHz. The default RCLK frequency is 32.768 kHz. Please refer to "AN332: Universal Programming Guide" for using other RCLK frequencies.

#### 5.11. Control Interface

A serial port slave interface is provided; this allows an external controller to send commands to the Si4710/11 and receive responses from the device. The serial port can operate in three bus modes: 2-wire mode, SPI mode, or 3-wire mode. The Si4710/11 selects the bus mode by sampling the state of the GPO1 and GPO2/INT pins on the rising edge of RST. The GPO1 pin includes an internal pull-up resistor that is connected while RST is low, and the GPO2/INT pin includes an internal pull-down resistor that is connected while RST is low. Therefore, it is only necessary for the user to actively drive pins that differ from these states.

