

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










SIPHY™ OC-48/STM-16 SONET/SDH TRANSCEIVER

Features

Complete, low-power, high-speed, SONET/SDH transceiver integrated limiting amp, CDR, CMU, and MUX/DEMUX

- Data rates supported: OC-48/STM-16 through 2.7 Gbps **FEC**
- Low-power operation 1.2 W (typ)
- DSPLL™ based clock multiplier LVDS/LVPECL compatible unit w/ selectable loop filter bandwidths
- Integrated limiting amplifier
- Loss-of-signal (LOS) alarm
- Diagnostic and line loopbacks

- SONET-compliant loop timed operation
- Programmable slicing level and sample phase adjustment
- interface
- Single supply 1.8 V operation
- 15 x 15 mm BGA package




Applications

- SONET/SDH transmission systems
- Optical transceiver modules
- SONET/SDH test equipment

Description

The Si5100 is a complete low-power transceiver for high-speed serial communication systems operating between OC-48 and 2.7 Gbps. The receive path consists of a fully-integrated limiting amplifier, clock and data recovery unit (CDR), and 1:16 deserializer. The transmit path combines a low-jitter clock multiplier unit (CMU) with a 16:1 serializer. The CMU uses Silicon Laboratories' DSPLL technology to provide superior jitter performance while reducing design complexity by eliminating external loop filter components. To simplify BER optimization in long-haul applications, programmable slicing and sample phase adjustment are supported. The Si5100 operates from a single 1.8 V supply over the industrial temperature range (-20 to 85 °C).

Functional Block Diagram






2

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Si5100 Detailed Block Diagram	4
2. Electrical Specifications	5
3. Si5100 Typical Application Schematic	
4. Functional Description	
5. Receiver	
5.1. Receiver Differential Input Circuitry	14
5.2. Limiting Amplifier	14
5.3. Clock and Data Recovery (CDR)	15
5.4. Deserialization	
5.5. Voltage Reference Output	16
5.6. Auxiliary Clock Output	19
5.7. Receive Data Squelch	19
6. Transmitter	19
6.1. DSPLL™ Clock Multiplier Unit	19
6.2. Serialization	
7. Loop Timed Operation	20
8. Diagnostic Loopback	20
9. Line Loopback	
10. Bias Generation Circuitry	21
11. Reference Clock	21
12. Reset	
13. Transmit Differential Output Circuitry	21
14. Internal Pullups and Pulldowns	21
15. Power Supply Filtering	
16. Si5100 Pinout: 195 BGA	24
17. Pin Descriptions: Si5100	26
18. Ordering Guide	
19. Package Outline	
20. 15x15 mm 195L CBGA Recommended PCB Layout	
Document Change List	
Contact Information	40



1. Si5100 Detailed Block Diagram



2. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min*	Тур	Max*	Unit
Ambient Temperature	T _A		-20	25	85	°C
LVTTL Output Supply Voltage	V_{DDIO}		1.71	_	3.47	V
Si5100 Supply Voltage	VDD		1.71	1.8	1.89	V

*Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions.

Typical values apply at nominal supply voltages and an operating temperature of 25°C unless otherwise stated.




Figure 1. Differential Voltage Measurement (RXDIN, RXDOUT, RXCLK1, RXCLK2, TXDIN, TXDOUT, TXCLK0UT, TXCLK16OUT, TXCLK16IN)




Figure 2. Data to Clock Delay






Figure 3. Rise/Fall Time Measurement

Table 2. DC Characteristics

 $(V_{DD} = 1.8 \text{ V } \pm 5\%, T_{A} = -20 \text{ to } 85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Current	I _{DD}	Full Duplex Line/Diagnostic Loopback	_	680 760	760 830	mA
Power Dissipation	P _D	Full Duplex Line/Diagnostic Loopback	_	1.2 1.4	1.4 1.6	W
Voltage Reference (VREF)	V _{REF}	VREF driving 10 kΩ load	1.21	1.25	1.29	V
Common Mode Input Voltage (RXDIN)	V _{ICM}		0.4	0.5	0.6	V
Differential Input Voltage Swing (RXDIN) (@ Bit Error Rate of 10 ⁻¹²)	V _{ID}	Figure 1	30	_	2000 ¹	mV _{PPD}
Common Mode Output Voltage (TXDOUT, TXCLKOUT)	V _{OCM}		0.7	0.9	1.1	V
Differential Output Voltage Swing (TXDOUT,TXCLKOUT), Differential PK-PK	V _{OD}	Figure 1	1000	1200	1400	mV _{PPD}
LVPECL Input Voltage Level (REFCLK)	VI		0.8	_	2.5	V
LVPECL Input Voltage Swing, Differential PK-PK (REFCLK)	V _{ID}	Figure 1	250	_	2400	mV _{PPD}
LVDS Input Voltage Level (TXDIN,TXCLK16IN)	VI		.8	1.2	2.4	V
LVDS Input Voltage, Differential PK-PK (TXDIN,TXCLK16IN)	V _{ID}		200 ²	_	_	mV _{PPD}
LVDS Output Voltage Level (RXDOUT, RXCLK1, RXCLK2, TXCLK16OUT)	V _O	100 Ω Load Line-to-Line	0.925	_	1.475	V
LVDS Output Voltage, Differential PK-PK (RXDOUT, RXCLK1, RXCLK2, TXCLK16OUT)	V _{OD}	100 Ω Load Line-to-Line, Figure 1	550 ²	650	800	mV _{PPD}

Notes:

- Voltage on either RXDIN+ or RXDIN- should not exceed 1000 mV_{PP} (single-ended).
 LVDS differential voltages are for a 16-bit parallel data operation of the multiplexer/demultiplexer (MODE 16 = 1).



Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \text{ V } \pm 5\%, T_A = -20 \text{ to } 85 ^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
LVDS Common Mode Output Voltage (RXDOUT,RXCLK1,RXCLK2,TXCLK16OUT)	V _{CM}		1.125	1.2	1.275	V
Input Impedance (RXDIN)	R _{IN}	Each input to common mode	42	50	58	Ω
LVDS and LVPECL Input Impedance (TXDIN, TXCLK16IN, REFCLK)	R _{IN}	Each input to common mode	45	55	65	Ω
CML Output Impedance (TXDOUT, TXCLKOUT)	R _{OUT}	Each output to common mode	45	55	65	Ω
LVDS Output Impedance (RXDOUT, RXCLK1, RXCLK2, TXCLK16OUT)	R _{OUT}	Each output to common mode	45	55	65	Ω
Output Current Short to GND (RXDOUT,RXCLK1,RXCLK2, TXCLK16OUT)	I _{SC(-)}		_	12	40	mA
Output Current Short to V _{DD} (RXDOUT, RXCLK1, RXCLK2, TXCLK16OUT)	I _{SC(+)}		-8	- 6	_	mA
LVTTL Input Voltage Low	V _{IL2}	V _{DDIO} = 1.8–3.3 V	-0.3	_	0.35 V _{DDIO}	V
LVTTL Input Voltage High	V _{IH2}	V _{DDIO} = 1.8–3.3 V	0.65 V _{DDIO}	_	V _{DDIO} + 0.3	V
LVTTL Input Impedance	R _{IN}		10	_	_	kΩ
LVTTL Output Voltage Low (I _{OUT} = 2 mA)	V _{OL2}	V _{DDIO} = 1.8–3.3 V	_	_	0.4	V
LVTTL Output Voltage High (I _{OUT} = 2 mA)	V _{OH2}	V _{DDIO} = 1.8–3.3 V	V _{DDIO} – 0.45	_	_	V
RXAMPMON Output Impedance	R _{OUT}		4	6	8	kΩ
LOS/SLICELVL/PHASEADJ Input Impedance	R _{IN}		100	_	_	kΩ

- Voltage on either RXDIN+ or RXDIN- should not exceed 1000 mV_{PP} (single-ended).
 LVDS differential voltages are for a 16-bit parallel data operation of the multiplexer/demultiplexer (MODE 16 = 1).

Si5100

Table 3. AC Characteristics (RXDIN, RXDOUT, RXCLK1, RXCLK2)

 $(V_{DD} = 1.8 \text{ V } \pm 5\%, T_A = -20 \text{ to } 85 ^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Data Rate (RXDIN)			2.41	_	2.7	Gbps
Output Clock Frequency	f _{clkout}	MODE16 = 1	_	155	167	MHz
(RXCLK1)		MODE16 = 0	_	622	675	
Output Clock Frequency	f _{clkout}	$MODE16 = 1, \overline{RXCLK2DIV} = 1$	_	155	169	MHz
(RXCLK2)		$MODE16 = 1, \overline{RXCLK2DIV} = 0$		38.9	42.2	
		$MODE16 = 0, \overline{RXCLK2DIV} = 1$	_	622	675	
		$MODE16 = 0, \overline{RXCLK2DIV} = 0$		155	169	0.1
Duty Cycle (RXCLK1, RXCLK2)		tch/tcp, Figure 2	45	_	55	%
Output Rise and Fall Times (RXCLK1, RXCLK2, RXDOUT)	t_R, t_F	Figure 3	100	175	250	ps
Data Invalid Prior to RXCLK1	t _{cq1}	Figure 2		_	200	ps
Data Invalid After RXCLK1	t _{cq2}	Figure 2			200	ps
Input Return Loss (RXDIN)	S _{II}	≤ 1.25 GHz		-12		dB
mpat retain 2000 (rotont)	O _{II}	2.5 GHz	_	-10	_	dB
LOS Threshold ¹ , SLICEMODE = 0	V _{LOS}	LOSLVL = 0-350 mV	0		250	mV
LOS Threshold Error ¹ , SLICEMODE = 0			_	_	±30	%
LOS Threshold ² , SLICEMODE = 1	V _{LOS}	LOSLVL = 0-500 mV	0	_	60	mV
LOS Threshold Error ² , SLICEMODE = 1 RXDIN > 30 mV			_	_	±50	%
Slice Voltage ³ ,	V_{LEVEL}	SLICELVL = 350 mV	_	-50	_	mV
SLICEMODE = 0		SLICELVL = 650 mV	_	40	_	mV
Slice Voltage as Percentage of	V_{LEVEL}	SLICELVL = 250 mV	_	-25	_	%
Differential Input Voltage Swing (RXDIN), SLICEMODE = 1 ⁴		SLICELVL = 750 mV	_	18		%
Sample Phase ⁵		PHASEADJ = 200 mV		-25		ps
		PHASEADJ = 800 mV	_	25		ps
RXAMPMON Voltage Range		RXDIN = $0-1000 \text{ mV}_{PPD}$	0	_	550	mV
RXAMPMON Voltage Error					±50	%

- 1. See Figure 4 on page 16.
- 2. See Figure 5 on page 17.
- 3. See Figure 6 on page 17.
- 4. See Figure 7 on page 18.5. See Figure 8 on page 18.



Table 4. AC Characteristics (TXCLK16OUT, TXCLK16IN, TXCLKOUT, TXDIN, TXDOUT) (V_{DD} = 1.8 V \pm 5%, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
TXCLKOUT Frequency	f _{clkout}		2.41	_	2.7	GHz
TXCLKOUT Duty Cycle		tch/tcp, Figure 2	40	50	60	%
Output Rise Time (TXCLKOUT, TXDOUT)	t _R	Figure 3	_	50	75	ps
Output Fall Time (TXCLKOUT, TXDOUT)	t _F	Figure 3	_	50	75	ps
TXCLKOUT to TXDOUT Delay	t _{CD}	Figure 2	-42	_	-22	ps
Output Return Loss		100 kHz–2.5 GHz 2.5–4.0 GHz		-12 -10		dB dB
TXCLK16OUT Frequency	f _{CLKOUT}	MODE16 = 1 MODE16 = 0	_ _	155 622	169 675	MHz
TXCLK16OUT Duty Cycle		tch/tcp, Figure 2	40	_	60	%
TXCLK16OUT Rise & Fall Times	t _R , t _F		100	175	250	ps
TXDIN Setup to TXCLK16IN	t _{DSIN}		_	_	300	ps
TXDIN Hold from TXCLK16IN	t _{DHIN}		_	_	300	ps
TXCLK16IN Frequency	f _{CLKIN}	MODE16 = 1 MODE16 = 0	_ _	155 622	169 675	MHz
TXCLK16IN Duty Cycle		tch/tcp, Figure 2	40	_	60	%
TXCLK16IN Rise & Fall Times	t _R , t _F		100		300	ps

Table 5. AC Characteristics (Receiver PLL) 1 (V_{DD} = 1.8 V ± 5%, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Jitter Tolerance	J _{TOL(PP)}	f = 10 – 600 Hz	15 ²	_	_	Ul _{PP}
$(RXDIN = 100 \text{ mV}_{PPD}, PRBS31)^2$		f = 0.6 – 6 kHz	15 ²			Ul _{PP}
		f = 6 – 100 kHz	92	_	_	UI _{PP}
	İ	f = 100 kHz–1 MHz	0.4	_	_	UI _{PP}
		f = 1–20 MHz	0.3	_		Ul _{PP}
Acquisition Time	T _{AQ}		_	_	2	ms
Input Reference Clock Frequency	RC _{FREQ}	REFRATE = 1	_	155	169	MHz
(REFSEL = 1)		REFRATE = 0	_	78	84.4	MHz
Reference Clock Duty Cycle	RC _{DUTY}		40	50	60	%
Reference Clock Frequency Tolerance	RC _{TOL}		-100	_	100	ppm
Frequency Difference at which Receive PLL goes out of Lock (REFCLK compared to the divided down VCO clock)	<u>LOL</u>		610	732	860	ppm
Frequency Difference at which Receive PLL goes into Lock (REFCLK compared to the divided down VCO clock)	LOCK		_	366	240	ppm

Notes:

Bellcore specifications: GR-253-CORE, Issue 3, September 2000.
 Instrument limited.

Table 6. AC Characteristics (Transmitter Clock Multiplier) 1 (V_{DD} = 1.8 V ±5%, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Jitter Transfer Bandwidth	J_BW	BWSEL[1:0] = 00	_	_	12	kHz
(OC-48: 2.48832 Gbps)	2	BWSEL[1:0] = 01	_	_	50	kHz
		BWSEL[1:0] = 10		_	120	kHz
		BWSEL[1:0] = 11	_	_	200	kHz
Jitter Transfer Bandwidth	J_{BW}	BWSEL[1:0] = 00	_	_	12	kHz
(FEC: 2.66667 Gbps)		BWSEL[1:0] = 01	_		50	kHz
		BWSEL[1:0] = 10	_		120	kHz
		BWSEL[1:0] = 11		_	200	kHz
Jitter Transfer Peaking				0.05	0.1	dB
Acquisition Time	T _{AQ}	Valid REFCLK	_	_	20	ms
Input Reference Clock Frequency	RC _{FREQ}	REFRATE = 1	_	155	169	MHz
		REFRATE = 0		78	84.4	
Input Reference Clock Duty Cycle	RC _{DUTY}		40	_	60	%
Input Reference Clock Frequency Tolerance	RC _{TOL}		-100		100	ppm
Random rms Jitter Generation,	J _{GEN(rms)}	BWSEL[1:0] = 00	_	2.5	3.4	mUI _{rms}
TXCLKOUT (PRBS 31) ²	- (-)	BWSEL[1:0] = 01		2.0	2.4	mUI _{rms}
		BWSEL[1:0] = 10	_	1.7	2.1	mUI _{rms}
		BWSEL[1:0] = 11	_	1.7	1.8	mUI _{rms}
Total Peak-to-Peak Jitter Genera-	J _{GEN(pp)}	BWSEL[1:0] = 00	_	25.5	34	mUI _{pp}
tion, TXCLKOUT, TXDOUT	(17)	BWSEL[1:0] = 01	_	24.0	33	mUIpp
(PRBS 31) ²		BWSEL[1:0] = 10	_	22.0	27	mUI _{pp}
		BWSEL[1:0] = 11	_	22.0	26	mUI _{pp}

Notes:

- 1. Bellcore specifications: GR-253-CORE, Issue 3, September 2000.
- 2. Full duplex; REFCLK = 155 MHz.

Table 7. Absolute Maximum Ratings


Parameter	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to 2.2	V
LVTTL I/O Supply Voltage	V _{DDIO}	-0.5 to 4.0	V
Differential Input Voltage (LVDS Input)	V _{DIF}	5	V
Differential Input Voltage (LVDS Output)	V_{DIF}	-0.3 to (V _{DD} + 0.3)	V
Differential Input Voltage (LVTTL Input)	V _{DIF}	2.4	V
Differential Input Voltage (LVTTL Output)	V _{DIF}	5	V
Maximum Current any output PIN		±50	mA
Operating Junction Temperature	T _{JCT}	-55 to 150	°C
Storage Temperature Range	T _{STG}	-55 to 150	°C
ESD HBM (2.5 GHz Pins)		1	kV
ESD HBM Tolerance (100 pF, 1.5 kΩ)		2	kV

Note: Permanent device damage can occur if the above Absolute Maximum Ratings are exceeded. Restrict functional operation to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods might affect device reliability.

Table 8. Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance Junction to Ambient	ΦЈА	Still Air	20	°C/W

3. Si5100 Typical Application Schematic



Note* See "Power Supply Filtering" on page 21.



4. Functional Description

The Si5100 transceiver is a low-power fully-integrated serializer/deserializer that provides significant margin to all SONET/SDH jitter specifications. The device operates from 2.41-2.7 Gbps making it suitable for OCapplications OC-48/STM-16 48/STM-16 and applications that use 255/238 or 255/237 forward error correction (FEC) coding. The low-speed receive/transmit interface uses a low-power parallel LVDS interface compatible with LVPECL.

5. Receiver

The receiver within the Si5100 includes a precision limiting amplifier, a jitter-tolerant clock and data recovery unit (CDR), and a 1:16 demultiplexer. Programmable data slicing level and sampling phase adjustment are provided to support bit-error-rate (BER) optimization for long-haul applications.

5.1. Receiver Differential Input Circuitry

The receiver serial input provides proper termination and biasing through two resistor dividers internal to the device. The active circuitry has high-impedance inputs and provides sufficient gain for the clock and data recovery unit to recover the serial data. The input bias levels are optimized for jitter tolerance and input sensitivity and are typically not dc compatible with standard I/Os; simply ac couple the data lines as shown in Figure 10 on page 22.

5.2. Limiting Amplifier

The Si5100 incorporates a limiting amplifier with sufficient gain to directly accept the output of transimpedance amplifiers.

The limiting amplifier provides sufficient gain to fully saturate with input signals that are greater than 30 mV peak-to-peak differential. In addition, input signals up to 2 V peak-to-peak differential do not cause any performance degradation.

5.2.1. Receiver Signal Amplitude Monitoring

The Si5100 limiting amplifier includes circuitry that monitors the amplitude of the receiver differential input signal (RXDIN). The RXAMPMON output provides an analog output signal that is proportional to the input signal amplitude. The signal is enabled when slice mode is asserted. The voltage on the RXAMPMON output is nominally equal to one-half of the differential peak-to-peak signal amplitude of RXDIN as shown in Equation 1:

The receiver signal amplitude monitoring circuit is also used in the generation of the loss-of-signal alarm (LOS).

5.2.2. Loss-of-Signal Alarm (LOS)

The Si5100 can be configured to activate a loss-of-signal alarm output (LOS) when the RXDIN input amplitude drops below a programmable threshold level. An appropriate level of hysteresis prevents unnecessary switching on LOS.

The LOS threshold level is set by applying a dc voltage to the LOSLVL input. The mapping of the voltage on the LOSLVL pin to the LOS threshold level depends on the state of the SLICEMODE input. (The SLICEMODE input is used to select either absolute slice mode or proportional slice mode operation.)

The LOSLVL mapping for absolute slice mode (SLICEMODE = 0) is given in Figure 4. The linear region of the assert can be approximated by the following equation:

$$V_{LOS} \approx V_{LOSLVL} \times .958$$

Equation 2

where V_{LOS} is the differential PK-PK \overline{LOS} threshold referred to the RXDIN input, and V_{LOSLVL} is the voltage applied to the LOSLVL pin.

The linear region of the de-assert curve can be approximated by the following equation:

$$V_{LOS} \approx V_{LOSLVI} \times .762$$

Equation 3

The LOSLVL mapping for proportional slice mode (SLICEMODE = 1) is given in Figure 6 on page 17. The linear region of the assert can be approximated by the following equation:

$$V_{LOS} \approx V_{LOSLVI} \times .61$$

Equation 4

where V_{LOS} is the differential pk-pk \overline{LOS} threshold referred to the RXDIN input, and V_{LOSLVL} is the voltage applied to the LOSLVL pin.

The linear region of the de-assert curve can be approximated by the following equation:

$$V_{LOS} \approx V_{LOSLVL} \times .72$$

Equation 5

The LOS detection circuitry is disabled by tieing the LOSLVL input to VREF. This forces the LOS output high.



5.2.3. Slice Level Adjustment

The limiting amplifier allows adjustment of the 0/1 decision threshold, or slice level, to allow optimization of bit-error-rates (BER) for demanding applications, such as long-haul links. The Si5100 provides two different modes of slice level adjustment: Absolute slice mode and proportional slice mode. The mode is selected using the SLICEMODE input.

In either mode, the slice level is set by applying a dc voltage to the SLICELVL input. The mapping of the voltage on the SLICELVL pin to the 0/1 decision threshold voltage (or slice voltage) depends on the selected mode of operation.

The SLICELVL mapping for absolute slice mode (SLICEMODE = 0) is given in Figure 6. The linear region of this curve can be approximated by the following equation:

$$V_{LEVEL} \approx ((V_{SLICELVL} - (VREF \times 0.4)) \times 0.375) - 0.005$$

Equation 6

where V_{LEVEL} is the effective slice level referred to the RXDIN input, $V_{SLICELVL}$ is the voltage applied to the SLICELVL pin, and VREF is the reference voltage provided by the Si5100 on the VREF output pin (nominally 1.25 V).

The SLICELVL mapping for proportional slice mode (SLICEMODE = 1) is given in Figure 7 on page 18. The linear region of this curve can be approximated by the following equation:

$$\begin{aligned} &V_{\text{LEVEL}} \approx [(V_{\text{SLICELVL}} - (\text{VREF} \times 0.4)) \times \\ &(V_{\text{RXDIN}(\text{PP})} \times 0.95)] - [0.03 \times V_{\text{RXDIN}(\text{PP})}] \end{aligned}$$

Equation 7

where V_{LEVEL} is the effective slice level referred to the RXDIN input; $V_{SLICELVL}$ is the voltage applied to the SLICELVL pin; VREF is the reference voltage provided by the Si5100 on the VREF output pin, and $V_{RXDIN(PP)}$ is the peak-to-peak voltage level of the receive data signal applied to the RXDIN input.

The slice level adjustment function can be disabled by tieing the SLICELVL input the VREF. When slice level adjustment is disabled, the effective slice level is set to 0 mV relative to internally biased input common mode voltage for RXDIN.

5.3. Clock and Data Recovery (CDR)

The Si5100 uses an integrated CDR to recover clock and data from a non-return to zero (NRZ) signal input on RXDIN. The recovered clock is used to regenerate the incoming data by sampling the output of the limiting amplifier at the center of the NRZ bit period.

5.3.1. Sample Phase Adjustment

In applications where data eye distortions are introduced by the transmission medium, it may be desirable to recover data by sampling at a point that is not at the center of the data eye. The Si5100 provides a sample phase adjustment capability that allows adjustment of the CDR sampling phase across the NRZ data period. When sample phase adjustment is enabled, the sampling instant used for data recovery can be moved over a range of approximately ±22 ps relative to the center of the incoming NRZ bit period.

The sample phase is set by applying a dc voltage to the PHASEADJ input. The mapping of the voltage present on the PHASEADJ input to the sample phase sampling offset is given in Figure 8 on page 18. The linear region of this curve can be approximated by the following equation:

Phase Offset $\approx 85 \text{ ps/V} \times (V_{PHASEADJ} - (0.4 \times VREF))$

Equation 8

where Phase Offset is the sampling offset in picoseconds from the center of the data eye; V_{PHASEADJ} is the voltage applied to the PHASEADJ pin, and VREF is the reference voltage provided by the Si5100 on the VREF output pin (nominally 1.25 V). A positive phase offset adjusts the sampling point to lead the default sampling point (the aligned center of the data eye) and a negative phase offset adjusts the sampling point to lag the default sampling point.

Data recovery using a sampling phase offset is disabled by tieing the PHASEADJ input to VREF. This forces a phase offset of 0 ps to be used for data recovery.

5.3.2. Receiver Lock Detect

The Si5100 provides lock-detect circuitry that indicates whether the PLL has achieved frequency lock with the incoming data. This circuit compares the frequency of a divided down version of the recovered clock with the frequency of the supplied reference clock. The Si5100 uses either REFCLK or TXCLK16IN as the reference clock input signal depending on the state of the REFSEL input. If the (divided) recovered clock frequency deviates from that of the reference clock by more than the amount specified in Table 5 on page 10, the CDR is declared out of lock, and the loss-of-lock (RXLOL) pin is asserted. In this state, the CDR attempts to reacquire lock with the incoming data stream. During reacquisition, the recovered clock frequency (RXCLK1 and RXCLK2) drifts over a range of approximately ±1000 ppm relative to the supplied reference clock unless LTR is asserted. The RXLOL output remains asserted until the frequency of the (divided) recovered clock differs from the reference clock frequency by less



than the amount specified in Table 5 on page 10.

The RXLOL output is asserted automatically if a valid reference clock is not detected.

The RXLOL output is also asserted whenever the <u>loss</u> of signal alarm (LOS) is active, provided that the <u>LTR</u> input is set high (i.e. provided that the device is not configured for lock-to-reference mode).

5.3.3. Lock-to-Reference

The lock-to-reference (LTR) input can be utilized to ensure the presence of a stable output clock during a loss-of-signal alarm (LOS). When LTR is asserted, the CDR is prevented from phase locking to the data signal and the CDR locks the RXCLKOUT1 and RXCLKOUT2 outputs to the reference clock. In typical applications, the LOS output is tied to the LTR input to force a stable output clock during a loss-of-signal condition.

5.4. Deserialization

The Si5100 deserializes the high-speed data from the CDR and outputs the deserialized data on the 16-bit parallel data bus RXDOUT[15:0]. The demultiplexer used for deserialization is configured by the MODE16 pin to output either 4-bit or 16-bit data words on the bus. The data words are output on RXDOUT[15:0] with the rising edge of RXCLK1. When the demultiplexer is configured to output 4-bit data words, the data is output

on RXDOUT[3:0].

5.4.1. Serial Input to Parallel Output Relationship

The Si5100 provides the capability to select the order in which the received serial data is mapped to the parallel output bus RXDOUT[15:0]. The mapping of the receive bits to the output data word is controlled by the RXMSBSEL input. When RXMSBSEL is set low, the first bit received is output on RXDOUT0, and the following bits are output in order on RXDOUT1 through RXDOUT15 (RXDOUT1 through RXDOUT3 if MODE16 = 0). When RXMSBSEL is set high, the first bit received is output on RXDOUT15 (RXDOUT3), and the following bits are output in order on RXDOUT14 (RXDOUT2) through RXDOUT0.

5.5. Voltage Reference Output

The Si5100 provides an output voltage reference that can be used by external circuitry to set the LOS threshold, slicing level, or sampling phase adjustment input voltage levels. One possible implementation uses a resistor divider to set the control voltage for the LOSLVL, SLICELVL, or PHASEADJ inputs. An alternative is the use of a digital-to-analog converters (DACs) to set the control voltages. With this approach, VREF is used to set the range of the DAC outputs. The voltage on the VREF output is nominally 1.25 V.




Figure 4. Typical LOSLVL Transfer Curve, Absolute Slice Mode (SLICEMODE = 0)

SILICON LABORATORIES




Figure 5. Typical LOSLVL Transfer Curve, Proportional Slice Mode (SLICEMODE = 1)




Figure 6. Typical SLICELVL Transfer Curve, Absolute Slice Mode (SLICEMODE = 0)






Figure 7. Typical SLICELVL Transfer Curve, Proportional Slice Mode (SLICEMODE = 1)




Figure 8. Typical PHASEADJ Transfer Curve



5.6. Auxiliary Clock Output

To support the widest range of system timing configurations, The Si5601/Si5602 provides a primary clock output (RXCLK1) and a secondary clock output (RXCLK2). The RXCLK2 output can be configured to provide a clock that is 1/16th or 1/64th the frequency of the high-speed recovered clock. The divide ratio which determines the RXCLK2 output frequency is selected by RXCLK2DIV.

5.7. Receive Data Squelch

During some system error conditions, such as LOS, it may be desirable to force the receive data output to zero in order to avoid propagation of erroneous data into the downstream electronics. The Si5100 provides a data squelching control input, RXSQLCH, for this purpose.

When the RXSQLCH input is low, the data outputs, RXDOUT[15:0], are forced to a zero state. The RXSQLCH input is ignored when the device is operating in diagnostic loopback mode (DLBK = 0).

6. Transmitter

The transmitter consists of a low-jitter clock multiplier unit (CMU) with a serializer that operates in either a 16:1 or 4:1 configuration. The CMU uses a phase-locked loop (PLL) architecture based on Silicon Laboratories' proprietary DSPLL technology. This technology generates low jitter clock and data outputs that provide significant margin to the SONET/SDH specifications. The DSPLL architecture also utilizes a digitally-implemented loop filter that eliminates the need for external loop filter components. As a result, sensitive noise coupling nodes that typically degrade jitter performance in crowded PCB environments are removed.

The DSPLL also reduces the complexity and relaxes the performance requirements for reference clock distribution circuitry for OC-48/STM-16 optical port cards. The DSPLL provides selectable wideband and narrowband loop filter settings that allow the jitter attenuation characteristics of the CMU to be optimized for the jitter content of the supplied reference clock. This allows the CMU to operate with reference clocks that have relatively high jitter content.

Unlike traditional analog PLL implementations, the loop filter bandwidth of the Si5100 transmitter CMU is controlled by a digital filter inside the DSPLL circuit allowing the bandwidth to be changed without changing any external component values.

6.1. DSPLL™ Clock Multiplier Unit

The Si5100's clock multiplier unit (CMU) uses Silicon Laboratories proprietary DSPLL technology to achieve optimal jitter performance. The DSPLL implementation utilizes a digital signal processing (DSP) algorithm to replace the loop filter commonly found in analog PLL designs. This algorithm processes the phase detector error term and generates a digital control value to adjust the frequency of the voltage-controlled oscillator (VCO). The DSPLL implementation requires no external loop filter components. Eliminating sensitive noise entry points makes the DSPLL implementation less susceptible to board-level noise sources and makes SONET/SDH jitter compliance easier to attain in the application.

The transmit CMU multiplies the frequency of the selected reference clock up to the serial transmit data rate. The TXLOL output signal provides an indication of the transmit CMU lock status. When the CMU has achieved lock with the selected reference, the TXLOL output is deasserted (driven high). The TXLOL signal is asserted, indicating a transmit CMU loss-of-lock condition when a valid clock signal is not detected on the selected reference clock input. The TXLOL signal is also asserted during the transmit CMU frequency calibration. Calibration is performed automatically when the Si5100 is powered on, when a valid clock signal is detected on the selected reference clock input following a period when no valid clock was present, or when the frequency of the selected reference clock is outside of the transmit CMU's PLL lock range, or after RESET is deasserted.

6.1.1. Programmable Loop Filter Bandwidth

The digitally-implemented loop filter allows for four transmit CMU loop bandwidth settings that provide wideband or narrowband jitter transfer characteristics. The filter bandwidth is selected via the BWSEL[1:0] control inputs. The loop bandwidth choices are listed in Table 6. Unlike traditional PLL implementations, changing the loop filter bandwidth of the Si5100 is accomplished without the need to change external component values.

Lower loop bandwidth settings (Narrowband operation) make the Si5100 more tolerant to jitter on the reference clock source. As a result, circuitry used to generate and distribute the physical layer reference clocks can be simplified without compromising margin to the SONET/SDH jitter specifications.

Higher loop bandwidth settings (Wideband operation) are useful in applications where the reference clock is provided by a low jitter source, such as the Si5364 Clock Synchronization IC or Si5320 Precision Clock



Multiplier/Jitter Attenuator IC. Wideband operation allows the DSPLL to more closely track the precision reference source resulting in the best possible jitter performance.

6.2. Serialization

The Si5100 serialization circuitry is comprised of a FIFO and a parallel to serial shift register. The device can be configured to serialize either 4-bit data words input on TXDIN[3:0] or 16-bit data words input on TXDIN[15:0]. The 4-bit or 16-bit configuration is selected using the MODE16 input. Low-speed data on the parallel input bus is latched into the FIFO on the rising edge of TXCLK16IN. Data is clocked out of the FIFO and into the shift register by TXCLK16OUT. The high-speed serial data stream TXDOUT is clocked out of the shift register by TXCLKOUT. The TXCLK16OUT clock is provided as an output signal to support either 4-bit or 16-bit word transfers between the Si5100 and upstream devices using a counter clocking scheme.

6.2.1. Input FIFO

The Si5100 transmit FIFO decouples the timing of the data transferred into the FIFO via TXCLK16IN from the data transferred into the shift register via TXCLK16OUT. The FIFO is eight parallel words deep and accommodates static phase delay that may be introduced between TXCLK16OUT and TXCLK16IN in counter clocking schemes. Furthermore, the FIFO accommodates a bounded phase drift, or wander, between TXCLK16IN and TXCLK16OUT of up to three parallel data words.

The FIFO circuitry indicates an overflow or underflow condition by asserting the FIFOERR signal. This output can be used to re-center the FIFO read/write pointers by tieing it directly to the FIFORST input.

The FIFORST signal causes re-centering of the FIFO read/write pointers. The Si5100 also automatically recenters the read/write pointers after the device is powered on, after an external reset via the RESET input, and each time the DSPLL transitions from an out-of-lock state to a locked state (when TXLOL transitions from low to high).

6.2.2. Parallel Input To Serial Output Relationship

The Si5100 provides the capability to select the order in which the data received on the parallel input bus, TXDIN[15:0], is transmitted serially on the high-speed serial data output, TXDOUT. Data on the parallel bus is transmitted MSB first or LSB first depending on the setting of the TXMSBSEL input. When TXMSBSEL is set low, TXDIN0 is transmitted first, followed in order by TXDIN1 through TXDIN15 (TXDIN1 through TXDIN3 if MODE16 = 0). When TXMSBSEL is set high, TXDIN15

(TXDIN3) is transmitted first, followed in order by TXDIN14 (TXDIN2) through TXDIN0. This feature can simplify printed circuit board (PCB) routing in applications where ICs are mounted on both sides of the PCB.

6.2.3. Transmit Data Squelch

To prevent the transmission of corrupted data into the network, the Si5100 provides a control pin that can be used to force the high-speed serial data output TXDOUT to zero. When the TXSQLCH input is set low, the TXDOUT signal is forced to a zero state. The TXSQLCH input is ignored when the device is in line loopback mode (LLBK = 0).

6.2.4. Clock Disable

The Si5100 provides a clock disable pin, TXCLKDSBL, that can be used to disable the high-speed serial data clock output, TXCLKOUT. When the TXCLKDSBL pin is asserted, the positive and negative terminals of CLKOUT are internally tied to 1.5 V through 50 Ω on-chip resistors.

This feature can be used to reduce power consumption in applications that do not use the high-speed transmit data clock.

7. Loop Timed Operation

The Si5100 can be configured to provide SONET/SDH compliant loop timed operation. When the LPTM input is set low, the transmit clock and data timing is derived from the CDR recovered clock output. This is achieved by dividing down the recovered clock and using it as a reference source for the transmit CMU. This results in transmit clock and data signals that are locked to the timing recovered from the received data path. A narrowband loop filter setting is recommended for this mode of operation.

8. Diagnostic Loopback

The Si5100 provides a diagnostic loopback mode that establishes a loopback path from the serializer output to the deserializer input. This provides a mechanism for looping back data input via the low-speed transmit interface, TXDIN[15:0], to the low-speed receive data interface, RXDOUT[15:0]. This mode is enabled when the DLBK input is set low.

Note: Setting both DLBK and LLBK low simultaneously is not supported.



9. Line Loopback

The Si5100 provides a line loopback mode that establishes a loopback path from the high-speed receive input to the high-speed transmit output. This provides a mechanism for looping back the high-speed clock and data recovered from RXDIN to the transmit data output, TXDOUT, and clock, TXCLKOUT. This mode is enabled when the $\overline{\text{LLBK}}$ input is set low.

Note: Setting both $\overline{\text{DLBK}}$ and $\overline{\text{LLBK}}$ low simultaneously is not supported.

10. Bias Generation Circuitry

The Si5100 uses two external resistors, RXREXT and TXREXT, to set internal bias currents for the receive and transmit sections of the device, respectively. The external resistors allow precise generation of bias currents, which can significantly reduce power consumption. The bias generation circuitry requires two 3.09 $k\Omega$ (1%) resistors each connected between RXREXT and GND and between TXREXT and GND.

11. Reference Clock

The Si5100 supports operation with one of two possible reference clock sources. In the first configuration, an external reference clock is connected to the REFCLK input. The second configuration uses the parallel data clock, TXCLK16IN, as the reference clock source. The REFSEL input is used to select whether the REFCLK or the TXCLK16IN input are used as the reference clock.

When REFCLK is selected as the reference clock source (REFSEL = 1), two possible reference clock frequencies are supported. The reference clock frequency provided on the REFCLK input can be either 1/16th or 1/32th the desired transceiver data rate. The REFCLK frequency is selected using the REFRATE input.

The TXCLK16IN clock frequency is equal to either 1/4th or 1/16th the transceiver data rate depending on the state of the MODE16 input. When TXCLK16IN is selected as the reference clock source (REFSEL = 0), the REFRATE input has no effect.

The CMU in the Si5100's transmit section multiplies the provided reference up to the serial transmit data rate. When the CMU has achieved lock with the selected reference, the TXLOL output is deasserted (driven high).

The CDR in the receive section of the Si5100 uses the selected reference clock to center the receiver PLL frequency in order to speed lock acquisition. When the receive CDR locks to the data input, the RXLOL signal is deasserted (driven high).

12. Reset

The Si5100 is reset by holding the \overline{RESET} pin low for at least 1 μs . When \overline{RESET} is asserted, the input FIFO pointers are reset and the digital control circuitry is initialized.

When RESET transitions high to start normal operation, the transmit CMU calibration is performed.

13. Transmit Differential Output Circuitry

The Si5100 utilizes a current-mode logic (CML) architecture to drive the high-speed serial output clock and data on TXCLKOUT and TXDOUT. An example of output termination with ac coupling is shown in Figure 9. In applications with direct dc coupling, the 0.1 μF capacitors can be omitted. The differential peak-to-peak voltage swing of the CML architecture is listed in Table 2.

14. Internal Pullups and Pulldowns

On-chip $30 \text{ k}\Omega$ resistors are used to individually set the LVTTL inputs if these inputs are left unconnected. The specific default state of each input is enumerated in "Pin Descriptions: Si5100" on page 26.

15. Power Supply Filtering

The transmitter-generated jitter is most sensitive to power supply noise below its PLL loop-bandwidth (BWSEL setting). The power supply noise of interest is bounded between the SONET/SDH generated jitter specification of 12 kHz (for 2.48832 Gbps) and the PLL loop-bandwidth. Integrated supply noise from 1/10th the SONET/SDH specification (1.2 kHz) to 10x the loop-bandwidth should be suppressed to a level appropriate for each design. Below the PLL loop-bandwidth, the typical generated jitter due to supply noise is approximately 2.5 mUlpp per 1 mVrms; this parameter can be used as a guideline for calculating the output jitter and supply filtering requirements. The receiver does not place additional power supply constraints beyond those listed for the transmitter.






Figure 9. CML Output Driver Termination (TXCLKOUT, TXDOUT)




Figure 10. Receiver Differential Input Circuitry






Figure 11. LVDS Driver Termination (RXDOUT, TXCLK16OUT)




Figure 12. LVDS Differential Input Circuitry



23

16. Si5100 Pinout: 195 BGA

14 13 12 10 2 1 11 RXDOUT RXDOUT RXDOUT RXDOUT RXDOUT RXDOUT RXDOUT RXDOUT RXDOUT Α CLK[1]-CLK[1]+ RXDOUT RX GND В CLK[2]+ CLK[2]-[9]-[9]+ [7]+ [5]+ [3]-[3]+ [1]-[1]+ RXDOUT RXDOUT RXCLK2 **RXAMP** RSVD RXCLK2 RSVD RXSQLCH **RXREXT** VREF SLICELVL LOSLVL GND GND С DIV MON DSBL GND GND [12]+ [11]+ RXDOUT RXDOUT **RXMSB** RSVD_ GND GND GND GND GND GND GND PHASEADJ GND RXDIN+ D [12]-[11]-RXDOUT RXDOUT SLICE GND VDD VDD VDD VDD VDD VDD GND LTR GND RXDIN-Ε [14]+ [13]+ MODE RXCLKI-DSBL RXDOUT RXDOUT DLBK GND VDD VDD VDD VDD VDD VDD **RXLOL** GND GND F [14]-[13]-**RXDOUT** REF VDD RESET MODE16 GND VDD VDD VDD VDD VDD LOS GND TXCLKOUT+ G CLK+ [15]+ **RXDOUT** GND TXCLKOUT-LLBK **GND** VDD VDD VDD VDD VDD VDD REFRATE VDDIO Н CLK-[15]-**TXDIN TXDIN LPTM** GND VDD VDD VDD VDD VDD VDD GND GND GND GND J [14]+ [15]+ TXCLK DSBL RSVD GND **TXDIN TXDIN** GND VDD VDD VDD VDD VDD FIFOERR TXDOUT+ VDD GND Κ [14]-[15]-**TXDIN TXDIN** RSVD GND REFSEL GND GND GND GND GND GND GND TXREXT GND TXDOUT-L [12]+ [13]+ **TXDIN TXDIN** RSVD_ TXMSB RSVD_ TXSQLCH BWSEL1 BWSEL0 FIFORST TXLOL GND GND GND GND Μ [12]-[13]-GND SEL GND **TXDIN** TXDIN **TXDIN TXDIN TXDIN** TXDIN **TXDIN TXDIN TXDIN TXDIN TXDIN TXDIN** TXCLK16 TXCLK16 Ν [11]-[11]+ [9]+ [9]-[7]+ [7]-[5]+ [5]-[3]+ [3]-[1]+ [1]-IN+ **TXDIN TXDIN TXDIN TXDIN TXDIN TXDIN TXDIN TXDIN** TXCLK16 TXCLK16 **TXDIN TXDIN TXDIN TXDIN** Ρ [10]+ [10]-OUT+ [8]+ [8]-[6]+ [6]-[4]+ [4]-[2]+ [2]-[0]+ [0]-

Figure 13. Si5100 Pin Configuration (Bottom View)






Figure 14. Si5100 Pin Configuration (Transparent Top View)

