



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 2:2 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR

### Features

- 2 differential or 4 LVCMOS outputs
- Ultra-low additive jitter: 45 fs rms
- Wide frequency range: dc to 725 MHz
- Any-format input with pin selectable output formats: LVPECL, low power LVPECL, LVDS, CML, HCSL, LVCMOS
- Synchronous output enable
- 2:1 input mux with glitchless input clock switching
- Independent  $V_{DD}$  and  $V_{DDO}$  : 1.8/2.5/3.3 V
- Small size: 16-QFN (3 mm x 3 mm)
- RoHS compliant, Pb-free
- Industrial temperature range: -40 to +85 °C



### Applications

- High-speed clock distribution
- Ethernet switch/router
- Optical Transport Network (OTN)
- SONET/SDH
- PCI Express Gen 1/2/3
- Storage/Servers
- Telecom
- Industrial
- SyncE, 1588
- Backplane clock distribution

### Description

The Si53307 is an ultra-low jitter two output differential buffer with pin-selectable output clock signal format and 2:1 input clock mux. The Si53307 utilizes Silicon Labs' advanced CMOS technology to fanout clocks from dc to 725 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53307 features minimal cross-talk and provides superior supply noise rejection, simplifying low jitter clock distribution in noisy environments. Independent core and output bank supply pins provide integrated level translation without the need for external circuitry.

### Functional Block Diagram



Patents pending



---

**TABLE OF CONTENTS**


---

<b><u>Section</u></b>	<b><u>Page</u></b>
<b>31. Electrical Specifications</b> .....	<b>4</b>
<b>2. Functional Description</b> .....	<b>12</b>
2.1. Universal, Any-Format Input .....	13
2.2. Input Bias Resistors .....	15
2.3. Universal, Any-Format Output Buffer .....	15
2.4. Synchronous Output Enable .....	16
2.5. Glitchless Clock Input Switching .....	16
2.6. Input Mux and Output Enable Logic .....	17
2.7. Power Supply ( $V_{DD}$ and $V_{DDO}$ ) .....	17
2.8. Output Clock Termination Options .....	18
2.9. AC Timing Waveforms .....	21
2.10. Typical Phase Noise Performance .....	22
2.11. Power Supply Noise Rejection .....	24
<b>3. Pin Description: 16-Pin QFN</b> .....	<b>25</b>
<b>4. Ordering Guide</b> .....	<b>27</b>
<b>5. Package Outline</b> .....	<b>28</b>
<b>6. PCB Land Pattern</b> .....	<b>29</b>
<b>7. Top Marking</b> .....	<b>30</b>
7.1. Si53307 Top Marking .....	30
7.2. Top Marking Explanation .....	30
<b>Document Change List</b> .....	<b>31</b>

## 1. Electrical Specifications

**Table 1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Operating Temperature	$T_A$		-40	—	85	°C
Supply Voltage Range*	$V_{DD}$	LVDS, CML	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V
		LVPECL, low power LVPECL, LVCMOS	2.38	2.5	2.63	V
			2.97	3.3	3.63	V
		HCSL	2.97	3.3	3.63	V
Output Buffer Supply Voltage*	$V_{DDO}$	LVDS, CML, LVCMOS	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V
		LVPECL, low power LVPECL	2.38	2.5	2.63	V
			2.97	3.3	3.63	V
		HCSL	2.97	3.3	3.63	V

**\*Note:** Core supply  $V_{DD}$  and output buffer supplies  $V_{DDO}$  are independent.

**Table 2. Input Clock Specifications**

( $V_{DD}$ =1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,  $T_A$ = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Differential Input Common Mode Voltage	$V_{CM}$		0.05	—	—	V
Differential Input Swing (peak-to-peak)	$V_{IN}$		0.2	—	2.2	V
LVCMOS Input High Voltage	$V_{IH}$	$V_{DD} = 2.5\text{ V} \pm 5\%, 3.3\text{ V} \pm 10\%$	$V_{DD} \times 0.7$	—	—	V
LVCMOS Input Low Voltage	$V_{IL}$	$V_{DD} = 2.5\text{ V} \pm 5\%, 3.3\text{ V} \pm 10\%$	—	—	$V_{DD} \times 0.3$	V
Input Capacitance	$C_{IN}$	CLK pins with respect to GND	—	5	—	pF

**Table 3. DC Common Characteristics**(V<sub>DD</sub> = V<sub>DDO</sub> = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub> = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current	I <sub>DD</sub>		—	65	100	mA
Output Buffer Supply Current (Per Clock Output) @100 MHz (diff) @200 MHz (CMOS)	I <sub>DDO</sub>	LVPECL (3.3 V)	—	40	—	mA
		Low Power LVPECL (3.3 V)*	—	35	—	mA
		LVDS (3.3 V)	—	20	—	mA
		CML (3.3 V)	—	60	—	mA
		HCSL, 100 MHz, 2 pF load (3.3 V)	—	35	—	mA
		CMOS (1.8 V, SFOUTx = Open/0), per output, C <sub>L</sub> = 5 pF, 200 MHz	—	5	—	mA
		CMOS (2.5 V, SFOUTx = Open/0), per output, C <sub>L</sub> = 5 pF, 200 MHz	—	10	—	mA
		CMOS (3.3 V, SFOUTx = 0/1), per output, C <sub>L</sub> = 5 pF, 200 MHz	—	20	—	mA
Input High Voltage	V <sub>IH</sub>	SFOUTx, OE, CLK_SEL	0.8 x VDD	—	—	V
Input Mid Voltage	V <sub>IM</sub>	SFOUTx, 3-level input pins	0.45 x VDD	0.5 x VDD	0.55 x VDD	V
Input Low Voltage	V <sub>IL</sub>	SFOUTx, OE, CLK_SEL	—	—	0.2 x VDD	V
Internal Pull-down Resistor	R <sub>DOWN</sub>	SFOUTx, CLK_SEL	—	25	—	kΩ
Internal Pull-up Resistor	R <sub>UP</sub>	SFOUTx, OE	—	25	—	kΩ

**\*Note:** Low-power LVPECL mode supports an output termination scheme that will reduce overall system power.

**Table 4. Output Characteristics (LVPECL)**

( $V_{DD} = V_{DDO} = 2.5\text{ V} \pm 5\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output DC Common Mode Voltage	$V_{COM}$		$V_{DDO} - 1.595$	—	$V_{DDO} - 1.245$	V
Single-Ended Output Swing*	$V_{SE}$		0.55	0.80	1.050	V

**\*Note:** Unused outputs can be left floating. Do not short unused outputs to ground.

**Table 5. Output Characteristics (Low Power LVPECL)**

( $V_{DD} = V_{DDO} = 2.5\text{ V} \pm 5\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output DC Common Mode Voltage	$V_{COM}$	$R_L = 100\ \Omega$ across $Q_n$ and $\overline{Q_n}$	$V_{DDO} - 1.895$		$V_{DDO} - 1.275$	V
Single-Ended Output Swing	$V_{SE}$	$R_L = 100\ \Omega$ across $Q_n$ and $\overline{Q_n}$	0.25	0.60	0.85	V

**Table 6. Output Characteristics—CML**

( $V_{DD} = V_{DDO} = 1.8\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Single-Ended Output Swing	$V_{SE}$	Terminated as shown in Figure 9 (CML termination).	300	400	550	mV

**Table 7. Output Characteristics—LVDS**

( $V_{DD} = V_{DDO} = 1.8\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Single-Ended Output Swing*	$V_{SE}$	$R_L = 100\ \Omega$ across $Q_N$ and $\overline{Q_N}$	247	410	490	mV
Output Common Mode Voltage ( $V_{DDO} = 2.5\text{ V}$ or $3.3\text{ V}$ )	$V_{COM1}$	$V_{DDO} = 2.38$ to $2.63\text{ V}$ , $2.97$ to $3.63\text{ V}$ , $R_L = 100\ \Omega$ across $Q_N$ and $\overline{Q_N}$	1.10	1.25	1.35	V
Output Common Mode Voltage ( $V_{DDO} = 1.8\text{ V}$ )	$V_{COM2}$	$V_{DDO} = 1.71$ to $1.89\text{ V}$ , $R_L = 100\ \Omega$ across $Q_N$ and $\overline{Q_N}$	0.85	0.97	1.25	V

**\*Note:** Typical specification based upon 156.25 MHz output frequency and  $V_{DDO} = 3.3\text{ V}$ .

**Table 8. Output Characteristics—LVCMOS** $(V_{DD} = V_{DDO} = 1.8\text{ V} \pm 5\%, 2.5\text{ V} \pm 5\%, \text{ or } 3.3\text{ V} \pm 10\%, T_A = -40\text{ to } 85\text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Voltage High*	$V_{OH}$		$0.75 \times V_{DDO}$	—	—	V
Output Voltage Low*	$V_{OL}$		—	—	$0.25 \times V_{DDO}$	V

\*Note:  $I_{OH}$  and  $I_{OL}$  per the Output Signal Format Table for specific  $V_{DDO}$  and SFOUTx settings. CMOS outputs are in-phase.

**Table 9. Output Characteristics—HCSL** $(V_{DD} = V_{DDO} = 3.3\text{ V} \pm 10\%, T_A = -40\text{ to } 85\text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Voltage High	$V_{OH}$	$R_L = 50\ \Omega$ to GND	550	700	850	mV
Output Voltage Low	$V_{OL}$	$R_L = 50\ \Omega$ to GND	-150	0	150	mV
Single-Ended Output Swing	$V_{SE}$	$R_L = 50\ \Omega$ to GND	550	700	850	mV
Crossing Voltage	$V_C$	$R_L = 50\ \Omega$ to GND	250	350	550	mV

**Table 10. AC Characteristics** $(V_{DD} = V_{DDO} = 1.8\text{ V} \pm 5\%, 2.5\text{ V} \pm 5\%, \text{ or } 3.3\text{ V} \pm 10\%, T_A = -40\text{ to } 85\text{ }^\circ\text{C})^1$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency	F	LVPECL, low power LVPECL, LVDS, CML, HCSL	dc	—	725	MHz
		LVCMOS	dc	—	200	MHz
Duty Cycle Note: 50% input duty cycle.	$D_C$	200 MHz, 20/80% $T_R/T_F < 10\%$ of period (LVCMOS) (12 mA drive)	40	50	60	%
		20/80% $T_R/T_F < 10\%$ of period (Differential)	48	50	52	%
Minimum Input Clock Slew Rate	SR	Required to meet prop delay and additive jitter specifications (20–80%)	0.75	—	—	V/ns

**Notes:**

1. See Output Characteristics tables for operating voltage specifications for various outputs formats.
2. HCSL measurements were made with receiver termination. See Figure 9 on page 19.
3. Output to Output skew specified for outputs with an identical configuration.
4. Defined as skew between any output on different devices operating at the same supply voltages, temperatures, and equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
5. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to  $V_{DDO}$  ( $3.3\text{ V} = 100\text{ mV}_{PP}$ ) and noise spur amplitude measured. See application note, "AN491: Power Supply Rejection for Low Jitter Clocks" for further details.



**Table 10. AC Characteristics (Continued)** $(V_{DD} = V_{DDO} = 1.8\text{ V} \pm 5\%, 2.5\text{ V} \pm 5\%, \text{ or } 3.3\text{ V} \pm 10\%, T_A = -40 \text{ to } 85\text{ }^\circ\text{C})^1$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Rise/Fall Time	$T_R/T_F$	LVPECL, LVDS, CML, HCSL <sup>2</sup> , Low-Power LVPECL 20/80%	—	—	350	ps
		200 MHz, 20/80%, 2 pF load (LVCMOS), 12 mA	—	—	750	ps
Minimum Input Pulse Width	$T_W$		500	—	—	ps
Additive Jitter (Differential Clock Input)	J	$V_{DD} = V_{DDO} = 2.5/3.3\text{ V}$ , LVPECL/LVDS, F = 725 MHz, 0.75 V/ns input slew rate	—	50	65	fs
Propagation Delay	$T_{PLH}, T_{PHL}$	LVPECL	675	875	1075	ps
		LVDS	675	875	1075	ps
Output Enable Time	$T_{EN}$	F = 1 MHz	—	1500	—	ns
		F = 100 MHz	—	20	—	ns
		F = 725 MHz	—	5	—	ns
Output Disable Time	$T_{DIS}$	F = 1 MHz	—	2000	—	ns
		F = 100 MHz	—	35	—	ns
		F = 725 MHz	—	5	—	ns
Output to Output Skew <sup>3</sup>	$T_{SK}$	LVCMOS, drive 12 mA to 2 pF	—	50	120	ps
		LVPECL	—	30	75	ps
		LVDS	—	40	85	ps
Part to Part Skew <sup>4</sup>	$T_{PS}$	Differential	—	—	150	ps
Power Supply Noise Rejection <sup>5</sup>	PSRR	10 kHz sinusoidal noise	—	-72.5	—	dBc
		100 kHz sinusoidal noise	—	-70	—	dBc
		500 kHz sinusoidal noise	—	-67.5	—	dBc
		1 MHz sinusoidal noise	—	-62.5	—	dBc

**Notes:**

1. See Output Characteristics tables for operating voltage specifications for various outputs formats.
2. HCSL measurements were made with receiver termination. See Figure 9 on page 19.
3. Output to Output skew specified for outputs with an identical configuration.
4. Defined as skew between any output on different devices operating at the same supply voltages, temperatures, and equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
5. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to  $V_{DDO}$  ( $3.3\text{ V} = 100\text{ mV}_{PP}$ ) and noise spur amplitude measured. See application note, "AN491: Power Supply Rejection for Low Jitter Clocks" for further details.

Table 11. Additive Jitter, Differential Clock Input

V <sub>DD</sub>	Input <sup>1,2</sup>				Output	Additive Jitter (fs rms, 12 kHz to 20 MHz) <sup>3</sup>	
	Freq (MHz)	Clock Format	Amplitude V <sub>IN</sub> (Single-Ended, Peak-to-Peak)	Differential 20%–80% Slew Rate (V/ ns)	Clock Format	Typ	Max
3.3	725	Differential	0.15	0.637	LVPECL	45	65
3.3	725	Differential	0.15	0.637	LVDS	50	65
3.3	156.25	Differential	0.5	0.458	LVPECL	160	185
3.3	156.25	Differential	0.5	0.458	LVDS	150	200
2.5	725	Differential	0.15	0.637	LVPECL	45	65
2.5	725	Differential	0.15	0.637	LVDS	50	65
2.5	156.25	Differential	0.5	0.458	LVPECL	145	185
2.5	156.25	Differential	0.5	0.458	LVDS	145	195

**Notes:**


1. For best additive jitter results, use the fastest slew rate possible. See application note, “AN766: Understanding and Optimizing Clock Buffer’s Additive Jitter Performance” for more information.
2. AC-coupled differential inputs.
3. Measured differentially using a balun at the phase noise analyzer input. See Figure 1.

**Table 12. Additive Jitter, Single-Ended Clock Input**

V <sub>DD</sub>	Input <sup>1,2</sup>				Output	Additive Jitter (fs rms, 12 kHz to 20 MHz) <sup>3</sup>	
	Freq (MHz)	Clock Format	Amplitude V <sub>IN</sub> (single-ended, peak to peak)	SE 20%-80% Slew Rate (V/ns)		Clock Format	Typ
3.3	200	Single-ended	1.70	1	LVC MOS <sup>4</sup>	120	160
3.3	156.25	Single-ended	2.18	1	LVPECL	160	185
3.3	156.25	Single-ended	2.18	1	LVDS	150	200
3.3	156.25	Single-ended	2.18	1	LVC MOS <sup>4</sup>	130	180
2.5	200	Single-ended	1.70	1	LVC MOS <sup>5</sup>	120	160
2.5	156.25	Single-ended	2.18	1	LVPECL	145	185
2.5	156.25	Single-ended	2.18	1	LVDS	145	195
2.5	156.25	Single-ended	2.18	1	LVC MOS <sup>5</sup>	140	180

**Notes:**

1. For best additive jitter results, use the fastest slew rate possible. See “AN766: Understanding and Optimizing Clock Buffer’s Additive Jitter Performance” for more information.
2. DC-coupled single-ended inputs.
3. Measured differentially using a balun at the phase noise analyzer input (see Figure 1).  
LVCMOS jitter is measured single-ended.
4. Drive Strength: 12 mA, 3.3 V (SFOUT = 11).
5. Drive Strength: 9 mA, 2.5 V (SFOUT = 11).



**Figure 1. Differential Measurement Method Using a Balun**

Table 13. Thermal Conditions

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	Still air	57.6	°C/W
Thermal Resistance, Junction to Case	$\theta_{JC}$	Still air	41.5	°C/W

Table 14. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Storage Temperature	$T_S$		-55	—	150	°C
Supply Voltage	$V_{DD}$		-0.5	—	3.8	V
Input Voltage	$V_{IN}$		-0.5	—	$V_{DD} + 0.3$	V
Output Voltage	$V_{OUT}$		—	—	$V_{DD} + 0.3$	V
ESD Sensitivity	HBM	100 pF, 1.5 k $\Omega$	—	—	2000	V
ESD Sensitivity	CDM		—	—	500	V
Peak Soldering Reflow Temperature	$T_{PEAK}$	Pb-Free; Solder reflow profile per JEDEC J-STD-020	—	—	260	°C
Maximum Junction Temperature	$T_J$		—	—	125	°C

**Note:** Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 2. Functional Description

The Si53307 is a low jitter, low skew 2:2 differential buffer with an integrated 2:1 input clock mux. The device has a universal input that accepts most common differential or LVCMOS input signals. A clock select pin is used to select the active input clock. The Si53307 features control pins for synchronous output enable, output signal format selection and LVCMOS drive strength.




Figure 2. Functional Block Diagram

## 2.1. Universal, Any-Format Input


The Si53307 has a universal input stage that enables simple interfacing to a wide variety of clock formats, including LVPECL, low-power LVPECL, LVCMOS, LVDS, HCSL, and CML. Tables 15 and 16 summarize the various ac- and dc-coupling options supported by the device. Figures 3, 4, and 5 show the recommended input clock termination options. For the best high-speed performance, the use of differential formats is recommended. For both single-ended and differential input clocks, the fastest possible slew rate is recommended since low slew rates can increase the noise floor and degrade jitter performance. Though not required, a minimum slew rate of 0.75 V/ns is recommended for differential formats and 1.0 V/ns for single-ended formats. For more information, see application note, “AN766: Understanding and Optimizing Clock Buffer Additive Jitter Performance”.

**Table 15. LVPECL, LVCMOS, and LVDS**


	LVPECL		LVCMOS		LVDS	
	AC-Couple	DC-Couple	AC-Couple	DC-Couple	AC-Couple	DC-Couple
1.8 V	N/A	N/A	No	No	Yes	No
2.5/3.3 V	Yes	Yes	No	Yes	Yes	Yes

**Table 16. HCSL and CML**


	HCSL		CML	
	AC-Couple	DC-Couple	AC-Couple	DC-Couple
1.8 V	No	No	Yes	No
2.5/3.3 V	Yes (3.3 V)	Yes (3.3 V)	Yes	No



**Figure 3. Differential HCSL, LVPECL, Low-Power LVPECL, LVDS, CML AC-coupled Input Termination**



**Figure 4. LVCMOS DC-coupled Input Termination**



**Figure 5. Differential DC-coupled Input Terminations**

## 2.2. Input Bias Resistors

Internal bias resistors ensure a differential output low condition in the event that the clock inputs are not connected. The noninverting input is biased with a 18.75 k $\Omega$  pulldown to GND and a 75 k $\Omega$  pullup to V<sub>DD</sub>. The inverting input is biased with a 75 k $\Omega$  pullup to V<sub>DD</sub>.




Figure 6. Input Bias Resistors

## 2.3. Universal, Any-Format Output Buffer

The Si53307 has highly flexible output drivers that support a wide range of clock signal formats, including LVPECL, low power LVPECL, LVDS, CML, HCSL, and LVCMOS. SFOUT1 and SFOUT0 are 3-level inputs that can be pin-strapped to select the output clock signal formats. This feature enables the device to be used for format translation in addition to clock distribution, minimizing the number of unique buffer part numbers required in a typical application and simplifying design reuse. For EMI reduction applications, four LVCMOS drive strength options are available for each V<sub>DDO</sub> setting.

Table 17. Output Signal Format Selection

SFOUT1	SFOUT0	V <sub>DDO</sub> = 3.3 V	V <sub>DDO</sub> = 2.5 V	V <sub>DDO</sub> = 1.8 V
Open*	Open*	LVPECL	LVPECL	N/A
0	0	LVDS	LVDS	LVDS
0	1	LVCMOS, 24 mA drive	LVCMOS, 18 mA drive	LVCMOS, 12 mA drive
1	0	LVCMOS, 18 mA drive	LVCMOS, 12 mA drive	LVCMOS, 9 mA drive
1	1	LVCMOS, 12 mA drive	LVCMOS, 9 mA drive	LVCMOS, 6 mA drive
Open*	0	LVCMOS, 6 mA drive	LVCMOS, 4 mA drive	LVCMOS, 2 mA drive
Open*	1	LVPECL low power	LVPECL low power	N/A
0	Open*	CML	CML	CML
1	Open*	HCSL	N/A	N/A

\*Note: SFOUTx are 3-level input pins. Tie low for "0" setting. Tie high for "1" setting. When left open, the pin floats to V<sub>DD</sub>/2.




## 2.4. Synchronous Output Enable

The Si53307 features a synchronous output enable (disable) feature for input frequencies between 1 MHz and 725 MHz. Output enable is sampled and synchronized on the falling edge of the input clock. This feature prevents runt pulses from being generated when the outputs are enabled or disabled.

When OE is low, Q is held low and  $\bar{Q}$  is held high for differential output formats. For LVCMOS output format options, both Q and  $\bar{Q}$  are held low when OE is set low. The device outputs are enabled when the output enable pin is unconnected. See Table 10 for output enable and output disable times.

## 2.5. Glitchless Clock Input Switching

The Si53307 features glitchless switching between two valid input clocks  $f_{in} \geq 1$  MHz and  $\leq 725$  MHz. Figure 7 illustrates that switching between input clocks does not generate runt pulses or glitches at the output.



Notes:

1.  $Q_n$  continues with CLK0 for 2-3 falling edges of CLK0.
2.  $Q_n$  is disabled low for 2-3 falling edges of CLK1 .
3.  $Q_n$  starts on the first rising edge after 1 + 2.

**Figure 7. Glitchless Input Clock Switch**

The Si53307 supports glitchless switching between clocks at the same frequency  $f_{in} \geq 1$  MHz and  $\leq 725$  MHz. In addition, the device supports glitchless switching between two input clocks that are up to 10x different in frequency. When a switchover to a new clock is made, the output will disable low after two or three clock cycles of the previously-selected input clock. The outputs will remain low for up to three clock cycles of the newly-selected clock, after which the outputs will start from the newly-selected input. In the case a switchover to an absent clock is made, the output will glitchlessly stop low and wait for edges of the newly selected clock. A switchover from an absent clock to a live clock will also be glitchless. Note that the CLK\_SEL input should not be toggled faster than 1/250th the frequency of the slower input clock.

## 2.6. Input Mux and Output Enable Logic

The Si53307 provides two clock inputs for applications that need to select between one of two clock sources. The CLK\_SEL pin selects the active clock input. Table 18 summarizes the input and output clock based on the input mux and output enable pin settings.

**Table 18. Input Mux and Output Enable Logic**

CLK_SEL	CLK0	CLK1	OE <sup>1</sup>	Q <sup>2</sup>
L	L	X	H	L
L	H	X	H	H
H	X	L	H	L
H	X	H	H	H
X	X	X	L	L <sup>3</sup>

**Notes:**





1. Output enable active high
2. On the next negative transition of CLK0 or CLK1.
3. Single-end: Q = low,  $\overline{Q}$  = low  
Differential: Q = low,  $\overline{Q}$  = high

## 2.7. Power Supply ( $V_{DD}$ and $V_{DDO}$ )






The device includes separate core ( $V_{DD}$ ) and output driver supplies ( $V_{DDO}$ ). This feature allows the core to operate at a lower voltage than  $V_{DDO}$ , reducing current consumption in mixed supply applications. The core  $V_{DD}$  supports 3.3 V, 2.5 V, or 1.8 V. The outputs have their own supply,  $V_{DDO}$ , supporting 3.3 V, 2.5 V, or 1.8 V.

## 2.8. Output Clock Termination Options

The recommended output clock termination options are shown below. Unused outputs can be left floating. Do not short unused outputs to ground.



**Figure 8. LVPECL Output Termination**

**DC-coupled LVDS and Low-Power LVPECL Termination** $V_{DDO} = 3.3\text{ V}, 2.5\text{ V}, \text{ or } 1.8\text{ V}$  (LVDS only)**AC-coupled LVDS and Low-Power LVPECL Termination** $V_{DDO} = 3.3\text{ V or } 2.5\text{ V or } 1.8\text{ V}$  (LVDS only)**AC-coupled CML Termination** $V_{DDO} = 3.3\text{ V or } 2.5\text{ V or } 1.8\text{ V}$ **DC-coupled HCSSL Receiver Termination** $V_{DDO} = 3.3\text{ V}$ **DC-coupled HCSSL Optimized Source Termination** $V_{DDO} = 3.3\text{ V}$ **Figure 9. LVDS, CML, HCSSL, and Low-Power LVPECL Output Termination**





Figure 10. LVC MOS Output Termination

Table 19. Recommended LVC MOS  $R_S$  Series Termination

SFOUT1	SFOUT0	$R_S$ ( $\Omega$ )		
		3.3 V	2.5 V	1.8 V
0	1	33	33	33
1	0	33	33	33
1	1	33	33	0
Open	0	0	0	0

### 2.8.1. LVC MOS Output Termination to Support 1.5 V and 1.2 V


LVC MOS clock outputs are natively supported at 1.8, 2.5, and 3.3 V. However, 1.2 V and 1.5 V LVC MOS clock outputs can be supported via a simple resistor divider network that will translate the buffer's 1.8 V output to a lower voltage, as shown in Figure 11 below.




1.5 V LVC MOS:  $R_1 = 43$  ohms,  $R_2 = 300$  ohms,  $I_{OUT} = 12$  mA  
 1.2 V LVC MOS:  $R_1 = 58$  ohms,  $R_2 = 150$  ohms,  $I_{OUT} = 12$  mA

Figure 11. 1.5 V and 1.2 V LVC MOS Low-Voltage Output Termination


## 2.9. AC Timing Waveforms



Propagation Delay



Output-Output Skew



Rise/Fall Time




Figure 12. AC Waveforms

## 2.10. Typical Phase Noise Performance

Each of the following three figures shows three phase noise plots superimposed on the same diagram.


**Source Jitter:** Reference clock phase noise.

**Total Jitter (SE):** Combined source and clock buffer phase noise measured as a single-ended output to the phase noise analyzer and integrated from 12 kHz to 20 MHz.

**Total Jitter (Diff'I):** Combined source and clock buffer phase noise measured as a differential output to the phase noise analyzer and integrated from 12 kHz to 20 MHz. The differential measurement as shown in each figure is made using a balun. See Figure 1 on page 10.

**Note:** To calculate the total RMS phase jitter when adding a buffer to your clock tree, use the root-sum-square (RSS).

The total jitter is a measure of the source plus the buffer's additive phase jitter. The additive jitter (rms) of the buffer can then be calculated (via root-sum-square addition).



**Important:** See AN925 for additional information on the dependence of measured additive jitter on the input source jitter.

Figure 13. Source, Additive, and Total Jitter (156.25 MHz)

Table 20. Source, Additive, and Total Jitter (156.25 MHz)

Frequency (MHz)	Diff'I Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff) (fs)	Additive Jitter (Diff) (fs)
156.25	1.0	38	148	143	118	112




Figure 14. Source, Additive, and Total Jitter (312.5 MHz)

Table 21. Source, Additive, and Total Jitter (312.5 MHz)

Frequency (MHz)	Diff'l Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff) (fs)	Additive Jitter (Diff) (fs)
312.5	1.0	33	94	89	84	77






Figure 15. Source, Additive, and Total Jitter (625 MHz)


Table 22. Source, Additive, and Total Jitter (625 MHz)

Frequency (MHz)	Diff'l Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff) (fs)	Additive Jitter (Diff) (fs)
625	1.0	23	57	52	59	54

## 2.11. Power Supply Noise Rejection

The device supports on-chip supply voltage regulation to reject noise present on the power supply, simplifying low jitter operation in real-world environments. This feature enables robust operation alongside FPGAs, ASICs, and SoCs and may reduce board-level filtering requirements. For more information, see application note, “AN491: Power Supply Rejection for Low Jitter Clocks”.

### 3. Pin Description: 16-Pin QFN



**Table 23. Pin Description**

Pin	Name	Description
1	VDD	Core voltage supply. Bypass with 1.0 $\mu$ F capacitor and place as close to the VDD pin as possible.
2	CLK1	Input clock 1.
3	$\overline{\text{CLK1}}$	Input clock 1 (complement). When CLK1 is driven by a single-ended input, connect $\overline{\text{CLK1}}$ to VDD/2.
4	GND	Ground.
5	VDDO	Output clock supply voltage. Bypass with 1.0 $\mu$ F capacitor and place as close to the VDDO pin as possible.
6	CLK0	Input clock 0.
7	$\overline{\text{CLK0}}$	Input clock 0 (complement). When CLK0 is driven by a single-ended input, connect $\overline{\text{CLK0}}$ to VDD/2.
8	SFOUT1	Output signal format control pin 1. Three-level input control. Internally biased at VDD/2. Can be left floating or tied to ground or VDD.
9	$\overline{\text{Q1}}$	Output clock 1 (complement).