

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Si53340-45 Data Sheet


Low-Jitter LVDS Fanout Clock Buffers with up to 10 LVDS Outputs from Any-Format Input and Wide Frequency Range from dc up to 1250 MHz

The Si53340-45 family of LVDS fanout buffers is ideal for clock/data distribution and redundant clocking applications. These devices feature typical ultra-low jitter of 50 fs and operate over a wide frequency range from dc to 1250 MHz. Built-in LDOs deliver high PSRR performance and reduces the need for external components simplifying low jitter clock distribution in noisy environments.

They are available in multiple configurations and offer a selectable input clock using a 2:1 input mux. Other features include independent output enable and built-in format translation. These buffers can be paired with the Si534x clocks and Si5xx oscillators to deliver end-to-end clock tree performance.

KEY FEATURES

- · Ultra-low additive jitter: 50 fs rms
- · Built-in LDOs for high PSRR performance
- Up to 10 LVDS Outputs
- Any-format Inputs (LVPECL, Low-Power LVPECL, LVDS, CML, HCSL, LVCMOS)
- Wide frequency range: dc to 1250 MHz
- · Output Enable option
- · Multiple configuration options
- 2:1 Input Mux
- · RoHS compliant, Pb-free
- Temperature range: -40 to +85 °C



*Si53341/43/45 require Single-ended Inputs

1. Ordering Guide

Table 1.1. Si5334x Ordering Guide

Part Number	Input	LVDS Output	Output Enable (OE)	Frequency Range	Package
SI53340-B-GM	2:1 selectable MUX Any-format	1 bank / 4 Outputs	_	dc to 1250 MHz	16-QFN 3 x 3 mm
SI53341-B-GM	2:1 selectable MUX LVCMOS	1 bank / 4 Outputs	_	dc to 200 MHz	16-QFN 3 x 3 mm
SI53342-B-GM	2:1 selectable MUX Any-format	2 banks / 3 Outputs	1 per bank	dc to 1250 MHz	24-QFN 4 x 4 mm
SI53343-B-GM	2:1 selectable MUX LVCMOS	2 banks / 3 Outputs	1 per bank	dc to 200 MHz	24-QFN 4 x 4 mm
SI53344-B-GM	2:1 selectable MUX Any-format	1 bank / 10 Outputs	_	dc to 1250 MHz	32-QFN 5 x 5 mm
SI53345-B-GM	2:1 selectable MUX LVCMOS	1 bank / 10 Outputs	_	dc to 200 MHz	32-QFN 5 x 5 mm

2. Functional Description

The Si53340-45 are a family of low-jitter, low skew, fixed format (LVDS) buffers. The Si53340/42/44 have a universal input that accepts most common differential or LVCMOS input signals, while the Si53341/43/45 accept only LVCMOS inputs. These devices are available in multiple configurations customized for the end application (refer to 1. Ordering Guide for more details on configurations).

2.1 Universal, Any-Format Input Termination (Si53340/42/44)

The universal input stage enables simple interfacing to a wide variety of clock formats, including LVPECL, Low-power LVPECL, LVDS, CML, HCSL, and LVCMOS. The tables below summarize the various ac- and dc-coupling options supported by the device. For the best high-speed performance, the use of differential formats is recommended. For both single-ended and differential input clocks, the fastest possible slew rate is recommended since low slew rates can increase the noise floor and degrade jitter performance. Though not required, a minimum slew rate of 0.75 V/ns is recommended for differential formats and 1.0 V/ns for single-ended formats. See "AN766: Understanding and Optimizing Clock Buffer's Additive Jitter Performance" for more information.

Table 2.1. Clock Input Options

Clock Format	1.8 V	2.5/3.3 V					
AC-Coupled							
LVPECL/Low-power LVPECL	N/A	Yes					
LVCMOS	No	Yes					
LVDS	Yes	Yes					
HCSL	No	Yes (3.3 V)					
CML	Yes	Yes					
DC-C	oupled						
LVPECL/Low-power LVPECL	N/A	Yes					
LVCMOS	No	Yes					
LVDS	No	Yes					
HCSL	No	Yes (3.3 V)					
CML	No	No					




Figure 2.1. Differential (HCSL, LVPECL, Low-Power LVPECL, LVDS, CML) AC-Coupled Input Termination








Figure 2.2. Single-Ended (LVCMOS) Input Termination









Note: 33 Ohm series termination is optional depending on the location of the receiver.

Figure 2.3. Differential DC-Coupled Input Terminations

2.2 LVCMOS Input Termination (Si53341/43/45)

The table below summarizes the various ac- and dc-coupling options supported by the LVCMOS device, and the figure shows the recommended input clock termination.

Note: 1.8V LVCMOS inputs are not supported for Si53341/43/45.

Table 2.2. LVCMOS Input Clock Options

	LVC	MOS
	AC-Coupled	DC-Coupled
1.8 V	No	No
2.5/3.3 V	Yes	Yes




Figure 2.4. Recommended Input Clock Termination (Si53341/43/45)

2.3 Input Bias Resistors

Internal bias resistors ensure a differential output low condition in the event that the clock inputs are not connected. The non-inverting input is biased with a 18.75 k Ω pull-down to GND and a 75 k Ω pull-up to V_{DD} . The inverting input is biased with a 75 k Ω pull-up to V_{DD} .




Figure 2.5. Input Bias Resistors

Note: To minimize the possibility of system noise coupling into the Si5334x differential inputs and adversely affecting the buffered output, Silicon Labs recommends 1 PPS clocks and disabled/gapped clocks be DC-coupled and driven "stop-low".

2.4 Input Mux

L

L

Н

Н

The Si5334x provide two clock inputs for applications that need to select between one of two clock sources. The CLK_SEL pin selects the active clock input. The following table summarizes the input and output clock based on the input mux and output enable pin settings.

CLK_SEL CLK₀ CLK1 Qb Q^1 L Χ L Н Χ L Н Η L Χ L Н

Н

Table 2.3. Input Mux Logic

Н

Note:

1. On the next negative transition of CLK0 or CLK1.


Χ

L


2.5 Output Clock Termination Options

The recommended output clock termination options are shown below. Unused outputs should be left unconnected.

DC Coupled LVDS Termination



AC Coupled LVDS Termination





Note:

For Si53340/41/44/45, $V_{DDXX} = V_{DD} = 3.3 \text{ V}$, 2.5 V, 1.8 V For Si53342/43, $V_{DDXX} = V_{DDOA}$ or $V_{DDOB} = 3.3 \text{ V}$, 2.5 V, 1.8 V

Figure 2.6. LVDS Output Terminations


2.6 AC Timing Waveforms





Propagation Delay

Output-Output Skew



Rise/Fall Time

Figure 2.7. AC Timing Waveforms

2.7 Typical Phase Noise Performance: Differential Input Clock

Each of the three phase noise plots superimposes Source Jitter, Total SE Jitter and Total Diff Jitter on the same diagram.

- Source Jitter—Reference clock phase noise (measured Single-ended to PNA).
- Total Jitter (SE)—Combined source and clock buffer phase noise measured as a single-ended output to the phase noise analyzer and integrated from 12 kHz to 20 MHz.
- Total Jitter (Diff)—Combined source and clock buffer phase noise measured as a differential output to the phase noise analyzer and integrated from 12 kHz to 20 MHz. The differential measurement as shown in each figure is made using a balun. For more information, see 3. Electrical Specifications.

Note: To calculate the total RMS phase jitter when adding a buffer to your clock tree, use the root-sum-square (RSS).






Figure 2.8. Differential Measurement Method Using a Balun

The total jitter is a measure of the source plus the buffer's additive phase jitter. The additive jitter (rms) of the buffer can then be calculated (via root-sum-square addition).




F	requency	Differential	Source Jitter	Total Jitter	Additive Jitter	Total Jitter	Additive Jitter	
	(MHz)	Input Slew Rate (V/ns)	(fs)	(SE) (fs)	(SE) (fs)	(Differential) (fs)	(Differential) (fs)	
	156.25	1.0	38.2	147.8	142.8	118.3	112.0	

Figure 2.9. Total Jitter Differential Input (156.25 MHz)



Frequency	Differential	Source Jitter	Total Jitter	Additive Jitter	Total Jitter	Additive Jitter
(MHz)	Input Slew Rate (V/ns)	(fs)	(SE) (fs)	(SE) (fs)	(Differential) (fs)	(Differential) (fs)
312.5	1.0	33.10	94.39	88.39	83.80	76.99

Figure 2.10. Total Jitter Differential Input (312.5 MHz)




Frequency (MHz)	Differential Input Slew Rate (V/ns)	Source Jitter (fs) (SE) (fs)		Additive Jitter (SE) (fs)	Total Jitter (Differential) (fs)	Additive Jitter (Differential) (fs)
625	1.0	23	57	52	59	54

Figure 2.11. Total Jitter Differential Input (625 MHz)

2.8 Typical Phase Noise Performance: Single-Ended Input Clock

For single-ended input phase noise measurements, the input was connected directly without the use of a balun.

The following figure shows three phase noise plots superimposed on the same diagram.



Frequency	Single-Ended	Source Jitter	Total Jitter	Additive Jitter	Total Jitter	Additive Jitter	
(MHz)	Input Slew Rate (V/ns)	(fs)	(SE) (fs)	(SE) (fs)	(Differential) (fs)	(Differential) (fs)	
156.25	1.0	40.74	182.12	177.51	125.22		

Figure 2.12. Total Jitter Single-Ended Input (156.25 MHz)

2.9 Input Mux Noise Isolation

The input clock mux is designed to minimize crosstalk between the CLK0 and CLK1. This improves phase jitter performance when clocks are present at both the CLK0 and CLK1 inputs. The following figure shows a measurement of the input mux's noise isolation.




Figure 2.13. Input Mux Noise Isolation (Differential Input Clock, 44-QFN Package)




Figure 2.14. Input Mux Noise Isolation (Single-Ended Input Clock, 24-QFN Package)

2.10 Power Supply Noise Rejection

The device supports on-chip supply voltage regulation to reject power supply noise and simplify low-jitter operation in real-world environments. This feature enables robust operation alongside FPGAs, ASICs and SoCs and may reduce board-level filtering requirements. See "AN491: Power Supply Rejection for Low-Jitter Clocks" for more information.

3. Electrical Specifications

Table 3.1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature	T _A		-40	_	85	°C
Supply Voltage Range	V_{DD}	LVDS	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V

Table 3.2. Input Clock Specifications

 V_{DD} = 1.8 V, 2.5 V, or 3.3 V; T_{A} = –40 to 85 $^{\circ}C$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Differential Input Common Mode Voltage	V_{CM}		0.05	_	_	V
Differential Input Swing (peak- to-peak)	V _{IN}		0.2	_	2.2	V
Input High Voltage	V _{IH}		V _{DD} x 0.7	_	_	V
Input Low Voltage	V _{IL}		_	_	V _{DD} x 0.3	V
Input Capacitance	C _{IN}	CLK0 and CLK1 pins with respect to GND	_	5	_	pF

Table 3.3. DC Common Characteristics

 V_{DD} = 1.8 V, 2.5 V, or 3.3 V; T_A = –40 to 85 $^{\circ}C$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		Si53340/41	_	140	_	mA
Core Supply Current	I _{DD} ¹	Si53342/43	_	80	_	mA
		Si53344/45	_	280	_	mA
Output Supply Current (Per Clock Output)	I _{DDO} ¹	Si53342/43	_	21	_	mA
Input High Voltage	V _{IH}	CLK_SEL, OEAb, OEBb	V _{DD} x 0.8	_	_	V
Input Low Voltage	V _{IL}	CLK_SEL, OEAb, OEBb	_	_	V _{DD} x 0.2	V
Internal Pull-down Resistor	R _{DOWN}	CLK_SEL, OEAb, OEBb	_	25	_	kΩ

Note:

1. Measured using ac-coupled termination at V_{DD}/V_{DDOX} = 3.3 V.

Table 3.4. Output Characteristics (LVDS)

 V_{DD} = 1.8 V, 2.5 V, or 3.3 V; T_A = –40 to 85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Single-Ended Output Swing ¹	V_{SE}	R_L = 100 Ω across Q_N and Qb_N	200	_	490	mV
Output Common Mode Voltage (V _{DD} = 2.5 or 3.3 V)	V _{COM1}	V_{DD} = 2.38 to 2.63 V, 2.97 to 3.63 V, R_L = 100 Ω across Q_N and Qb_N	1.10	1.25	1.35	V
Output Common Mode Voltage (V _{DD} = 1.8 V)	V _{COM2}	V_{DD} = 1.71 to 1.89 V, R _L = 100 Ω across Q _N and Qb _N	0.83	0.97	1.25	V

1. Unused outputs can be left floating. Do not short unused outputs to ground.

Table 3.5. AC Characteristics

 V_{DD} = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ±10%; T_A = –40 to 85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Fraguency	F	Si53341/43/45	dc	_	200	MHz
Frequency	Г	Si53340/42/44	dc	_	1250	MHz
Duty Cycle (50% input duty cycle)	D _C	20/80% T _R /T _F <10% of period Differential input clock	47	50	53	%
	<i>D</i> (20/80% T _R /T _F <10% of period (Single-ended input clock)	45	50	55	%
Minimum Input Clock Slew Rate	SR _{diff}	Required to meet prop delay and additive jitter specifications (20–80%)	0.75	_	_	V/ns
	SR _{se}	Required to meet prop delay and additive jitter specifications (20–80%)	1.00	_	_	V/ns
Output Rise/Fall Time	T _R /T _F	20-80%	_	_	350	ps
Minimum Input Pulse Width	T _W		360	_	_	ps
Propagation Delay	T _{PLH} , T _{PHL}		650	850	1050	ns
Output-to-Output Skew ¹	T _{SK}		_	_	50	ps
Part-to-Part Skew ²	T _{PS}		_	_	125	ps
		10 kHz sinusoidal noise	_	-70	_	dBc
Danier Orientia 3	PSRR	100 kHz sinusoidal noise		-65		dBc
Power Supply Noise Rejection ³	FORK	500 kHz sinusoidal noise		-60	_	dBc
		1 MHz sinusoidal noise	_	– 57.5	_	dBc

Note:

- 1. Output-to-output skew specified for outputs with identical configuration.
- 2. Defined as skew between any output on different devices operating at the same supply voltage, temperature, and equal load condition. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
- 3. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to V_{DD} (3.3 V = 100 mV_{PP}) and noise spur amplitude measured. See "AN491: Power Supply Rejection for Low-Jitter Clocks" for more information.

Table 3.6. Additive Jitter, Differential Clock Input

V _{DD}			Output	Additive Jitter (fs rms, 12 kHz to 20 MHz) ³			
	Freq (MHz)	Clock Format	Amplitude V _{IN} (Single-Ended, Peak-to-Peak)	Differential 20% to 80% Slew Rate (V/ns)	Clock Format	Тур	Max
3.3	725	Differential	0.15	0.637	LVDS	50	65
3.3	156.25	Differential	0.5	0.458	LVDS	150	200
2.5	725	Differential	0.15	0.637	LVDS	50	65
2.5	156.25	Differential	0.5	0.458	LVDS	145	195

- 1. For best additive jitter results, use the fastest slew rate possible. See "AN766: Understanding and Optimizing Clock Buffer's Additive Jitter Performance" for more information.
- 2. AC-coupled differential inputs.
- 3. Measured differentially using a balun at the phase noise analyzer input. See Figure 1.

Table 3.7. Additive Jitter, Single-Ended Clock Input

			Input ^{1, 2}	Output	Additive Jitter (fs rms, 12 kHz to 20 MHz) ³		
V _{DD}	Freq (MHz)	Clock Format	Amplitude V _{IN} (Single-Ended, Peak-to-Peak)	Single-Ended 20% to 80% Slew Rate (V/ns)	Clock Format	Тур	Max
3.3	156.25	Single-ended	2.18	1	LVDS	150	200
2.5	156.25	Single-ended	2.18	1	LVDS	145	195

Note:

- 1. For best additive jitter results, use the fastest slew rate possible. See "AN766: Understanding and Optimizing Clock Buffer's Additive Jitter Performance" for more information.
- 2. DC-coupled single-ended inputs.
- 3. Measured differentially using a balun at the phase noise analyzer input. See figure below.

Table 3.8. Thermal Conditions

Parameter	Symbol	Test Condition	Value	Unit
16-QFN Thermal Resistance, Junction to Ambient	θ_{JA}	Still air	57.6	°C/W
16-QFN Thermal Resistance, Junction to Case	θ _{JC}	Still air	41.5	°C/W
24-QFN Thermal Resistance, Junction to Ambient	θ_{JA}	Still air	37	°C/W
24-QFN Thermal Resistance, Junction to Case	θ _{JC}	Still air	25	°C/W
32-QFN Thermal Resistance, Junction to Ambient	θ_{JA}	Still air	99.6	°C/W
32-QFN Thermal Resistance, Junction to Case	θ_{JC}	Still air	10.3	°C/W

Table 3.9. Absolute Maximum Ratings¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage Temperature	T _S		-55	_	150	°C
Supply Voltage	V_{DD}		-0.5	_	3.8	V
Input Voltage	V _{IN}		-0.5	_	V _{DD} + 0.3	V
Output Voltage	V _{OUT}		_	_	V _{DD} + 0.3	V
ESD Sensitivity	НВМ	HBM, 100 pF, 1.5 kΩ	_	_	2000	V
ESD Sensitivity	CDM		_	_	500	V
Peak Soldering Reflow Temperature	T _{PEAK}	Pb-Free; Solder reflow profile per JEDEC J-STD-020	_	_	260	°C
Maximum Junction Temperature T _J			_	_	125	°C

^{1.} Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

4. Detailed Block Diagrams




Figure 4.1. Si53340 Block Diagram




Figure 4.2. Si53341 Block Diagram




Figure 4.3. Si53342 Block Diagram




Figure 4.4. Si53343 Block Diagram




Figure 4.5. Si53344 Block Diagram




Figure 4.6. Si53345 Block Diagram

5. Pin Descriptions

5.1 Si53340/41 Pin Descriptions




Table 5.1. Si53340/41 16-QFN Pin Descriptions

Pin	Name	Type ¹	Description	
1	GND	GND	Ground.	
2	CLK_SEL	I	Mux input select pin (LVCMOS). When CLK_SEL is high, CLK1 is selected. When CLK_SEL is low, CLK0 is selected. CLK_SEL contains an internal pull-down resistor.	
3	CLK1	I	Input clock 1.	
4	CLK1b (Si53340 only)	I	Input clock 1 (complement). When CLK1 is driven by a single-ended LVCMOS input, connect CLK1b to an appropriate bias voltage (e.g., V _{DD} /2.	
4	NC (Si53341 only)		No connect. Leave this pin unconnected.	
5	VDD	Р	Core and Output Voltage Supply. Bypass with 1.0 µF capacitor and place as close to the VDD pin as possible.	
6	CLK0	I	Input Clock 0.	
7	CLK0b (Si53340 only)	I	Input clock 0 (complement). When CLK0 is driven by a single-ended LVCMOS input, connect CLK0b to an appropriate bias voltage (e.g., $V_{DD}/2$.	
,	NC (Si53341 only)	_	No connect. Leave this pin unconnected.	
8	NC	_	No connect. Do not connect this pin.	
9	Q0	0	Output clock 0.	
10	Q0b	0	Output clock 0 (complement).	
11	Q1	0	Output clock 1.	
12	Q1b	0	Output clock 1 (complement).	
13	Q2	0	Output clock 2.	

Pin	Name	Type ¹	Description
14	Q2b	0	Output clock 2 (complement).
15	Q3	0	Output clock 3.
16	Q3b	0	Output clock 3 (complement).
GND Pad	Exposed Ground Pad	GND	Power supply ground and thermal relief. The exposed ground pad is thermally connected to the die to improve heat transfer from the package. The ground pad must be connected to GND to ensure device specifications are met.

1. I = Input; O = Output; P = Power; GND = Ground.

5.2 Si53342/43 Pin Descriptions




Table 5.2. Si53342/43 24-QFN Pin Descriptions

Pin	Name	Type ¹	Description
1	OEAb	I	Output Enable for Bank A (Q0, Q1, Q2). When OEAb = LOW, outputs Q0, Q1, and Q2 are enabled. This pin contains an active pull-down resistor, and leaving the pin disconnected enables the outputs. When OEAb = HIGH, Q0, Q1, and Q2 are disabled.
2	Q1b	0	Output clock 1 (complement).
3	Q1	0	Output clock 1.
4	Q0b	0	Output clock 0 (complement)
5	Q0	0	Output clock 0
6	VDD	Р	Core voltage supply. Bypass with 1.0 µF capacitor and place as close to the VDD pin as possible.
7	CLK0	I	Input clock 0.
8	CLK0b (Si53342 only)	0	Input clock 0 (complement). When CLK0 is driven by a single-ended LVCMOS input, connect CLK0b to an appropriate bias voltage (e.g., V _{DD} /2.
	NC (Si53343 only)	_	No connect. Leave this pin unconnected.
9	NC	_	No Connect. Do not connect this pin to anything.
10	NC	_	No Connect. Do not connect this pin to anything.
11	CLK1	I	Input clock 1.
12	CLK1b (Si53342 only)	I	Input clock 1 (complement). When CLK1 is driven by a single-ended LVCMOS input, connect CLK1b to an appropriate bias voltage (e.g., V _{DD} /2.
	NC (Si53343 only)	_	No connect. Leave this pin unconnected.

Pin	Name	Type ¹	Description
13	CLK_SEL	I	Mux input select pin (LVCMOS). When CLK_SEL is high, CLK1 is selected. When CLK_SEL is low, CLK0 is selected. CLK_SEL contains an internal pull-down resistor.
14	Q5b	0	Output clock 5 (complement).
15	Q5	0	Output clock 5.
16	Q4b	0	Output clock 4 (complement).
17	Q4	0	Output clock 4.
18	OEBb	I	Output Enable for Bank B (Q3, Q4, Q5). When OEBb = LOW, outputs Q3, Q4, and Q5 are enabled. This pin contains an active pull-down resistor, and leaving the pin disconnected enables the outputs. When OEBb = HIGH, Q3, Q4, and Q5 are disabled.
19	VDDOB	Р	Output voltage spply—Bank B (Outputs: Q3 to Q5). Bypass with 1.0 µF capacitor and place as close to the VDDOB pin as possible.
20	Q3b	0	Output clock 3 (complement).
21	Q3	0	Output clock 3.
22	Q2b	0	Output clock 2 (complement).
23	Q2	0	Output clock 2.
24	VDDOA	Р	Output voltage supply—Bank A (Outputs: Q0 to Q2). Bypass with 1.0 µF capacitor and place as close to the VDDOA pin as possible.
GND Pad	Exposed Ground Pad	GND	Power supply ground and thermal relief. The exposed ground pad is thermally connected to the die to improve heat transfer from the package. The ground pad must be connected to GND to ensure device specifications are met.

1. I = Input; O = Output; P = Power; GND = Ground.