

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Si827x Data Sheet

### 4 Amp ISOdriver with High Transient (dV/dt) Immunity

The Si827x isolators are ideal for driving power switches used in a wide variety of power supply, inverter, and motor control applications. The Si827x isolated gate drivers utilize Silicon Laboratories' proprietary silicon isolation technology, supporting up to 2.5 kVRMS withstand voltage per UL1577 and VDE0884. This technology enables industry leading common-mode transient immunity (CMTI), tight timing specifications, reduced variation with temperature and age, better part-to-part matching, and extremely high reliability. It also offers unique features such as separate pull-up/down outputs, driver shutdown on UVLO fault, and precise dead time programmability. The Si827x series offers longer service life and dramatically higher reliability compared to opto-coupled gate drivers.

The Si827x drivers utilize Silicon Labs' proprietary silicon isolation technology, which provides up to 2.5 kVRMS withstand voltage per UL1577 and fast 60 ns propagation times. Driver outputs can be grounded to the same or separate grounds or connected to a positive or negative voltage. The TTL level compatible inputs with >400 mV hysteresis are available in individual control input (Si8271/2/3/5) or PWM input (Si8274) configurations. High integration, low propagation delay, small installed size, flexibility, and cost-effectiveness make the Si827x family ideal for a wide range of isolated MOSFET/IGBT and SiC or GaN FET gate drive applications.

Automotive Grade is available for certain part numbers. These products are built using automotive-specific flows at all steps in the manufacturing process to ensure the robustness and low defectivity required for automotive applications.

#### **Industrial Applications**

- · Switch-mode Power Supplies
- · Solar Power Inverters
- · Motor control and drives
- Uninterruptible Power Supplies
- · High-Power Class D Amplifiers

#### Safety Regulatory Approvals

- UL 1577 recognized
  - Up to 2500 Vrms for 1 minute
- CSA component notice 5A approval
  - IEC 60950-1 (reinforced insulation)
- · VDE certification conformity
  - VDE 0884 Part 10
- · CQC certification approval
  - GB4943.1

#### **Automotive Applications**

- On-board chargers
- · Battery management systems
- · Charging stations
- · Traction inverters
- Hybrid Electric Vehicles
- · Battery Electric Vehicles

#### **KEY FEATURES**

- · Single, dual, or high-side/low-side drivers
- · Single PWM or dual digital inputs
- High dV/dt immunity:
  - 200 kV/µs CMTI
  - 400 kV/µs Latch-up
- Separate pull-up/down outputs for slew rate control
- Wide supply range:
  - Input supply: 2.5-5.5 V
  - Driver supply: 4.2–30 V
- · Very low jitter of 200 ps p-p
- 60 ns propagation delay (max)
- · Dedicated enable pin
- Silicon Labs' high performance isolation technology:
  - Industry leading noise immunity
  - · High speed, low latency and skew
  - · Best reliability available
- · Compact packages:
  - 8-pin SOIC
  - 16-pin SOIC
  - QFN-14 (pin to pin compatible with LGA-14 packages)
- · Wide temperature range:
  - -40 to 125 °C
- · AEC-Q100 Qualified
- · Automotive-grade OPNs available
  - AIAG compliant PPAP documentation support
  - · IMDS and CAMDS listing support

## 1. Ordering Guide

Table 1.1. Si827x Ordering Guide

Ordering	Inputs	Driver	Output	Integrated	Dead Time	Low	Package	Isolation
Part Number		Configuration	UVLO	Deglitcher	Adjustable Range	Jitter		Rating
Products Available	e Now							
Si8271AB-IS	VI	Single	5	N	N/A	Υ	SOIC-8 NB	2.5 kVrms
Si8271BB-IS	VI	Single	8	N	N/A	Υ	SOIC-8 NB	2.5 kVrms
Si8271DB-IS	VI	Single	12	N	N/A	Y	SOIC-8 NB	2.5 kVrms
Si8271GB-IS	VI	Single	3	N	N/A	Y	SOIC-8 NB	2.5 kVrms
Si8273AB-IS1	VIA/VIB	HS/LS	5	N	N/A	Y	SOIC-16 NB	2.5 kVrms
Si8273ABD-IS1	VIA/VIB	HS/LS	5	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8273AB-IM1	VIA/VIB	HS/LS	5	N	N/A	Y	QFN-14	2.5 kVrms
Si8273ABD-IM1	VIA/VIB	HS/LS	5	Y	N/A	N	QFN-14	2.5 kVrms
Si8273DB-IS1	VIA/VIB	HS/LS	12	N	N/A	Υ	SOIC-16 NB	2.5 kVrms
Si8273DBD-IS1	VIA/VIB	HS/LS	12	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8273GB-IS1	VIA/VIB	HS/LS	3	N	N/A	Υ	SOIC-16 NB	2.5 kVrms
Si8273GBD-IS1	VIA/VIB	HS/LS	3	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8273BB-IS1	VIA/VIB	HS/LS	8	N	N/A	Υ	SOIC-16 NB	2.5 kVrms
Si8273BBD-IS1	VIA/VIB	HS/LS	8	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8274AB1-IS1	PWM	HS/LS	5	N	10-200	Y	SOIC-16 NB	2.5 kVrms
Si8274AB4D-IS1	PWM	HS/LS	5	Y	20-700	N	SOIC-16 NB	2.5 kVrms
Si8274AB1-IM1	PWM	HS/LS	5	N	10-200	Υ	QFN-14	2.5 kVrms
Si8274AB4D-IM1	PWM	HS/LS	5	Y	20-700	N	QFN-14	2.5 kVrms
Si8274BB1-IS1	PWM	HS/LS	8	N	10-200	Υ	SOIC-16 NB	2.5 kVrms
Si8274DB1-IS1	PWM	HS/LS	12	N	10-200	Υ	SOIC-16 NB	2.5 kVrms
Si8274GB1-IS1	PWM	HS/LS	3	N	10-200	Υ	SOIC-16 NB	2.5 kVrms
Si8274GB4D-IS1	PWM	HS/LS	3	Y	20-700	N	SOIC-16 NB	2.5 kVrms
Si8274GB1-IM1	PWM	HS/LS	3	N	10-200	Υ	QFN-14	2.5 kVrms
Si8274GB4D-IM1	PWM	HS/LS	3	Y	20-700	N	QFN-14	2.5 kVrms
Si8275GB-IS1	VIA/VIB	Dual	3	N	N/A	Υ	SOIC-16 NB	2.5 kVrms
Si8275GBD-IS1	VIA/VIB	Dual	3	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8275AB-IM1	VIA/VIB	Dual	5	N	N/A	Y	QFN-14	2.5 kVrms
Si8275ABD-IM1	VIA/VIB	Dual	5	Y	N/A	N	QFN-14	2.5 kVrms
Contact Silicon La	bs Sales for T	hese Options						
Si8271ABD-IS	VI	Single	5	Y	N/A	N	SOIC-8 NB	2.5 kVrms
Si8271BBD-IS	VI	Single	8	Y	N/A	N	SOIC-8 NB	2.5 kVrms

Ordering Part Number	Inputs	Driver Configuration	Output UVLO	Integrated Deglitcher	Dead Time Adjustable Range	Low Jitter	Package	Isolation Rating
Si8271DBD-IS	VI	Single	12	Y	N/A	N	SOIC-8 NB	2.5 kVrms
Si8271GBD-IS	VI	Single	3	Y	N/A	N	SOIC-8 NB	2.5 kVrms
Si8273BB-IS1	VIA/VIB	HS/LS	8	N	N/A	Υ	SOIC-16 NB	2.5 kVrms
Si8273BBD-IS1	VIA/VIB	HS/LS	8	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8274BB4D-IS1	PWM	HS/LS	8	Y	20-700	N	SOIC-16 NB	2.5 kVrms
Si8274DB4D-IS1	PWM	HS/LS	12	Y	20-700	N	SOIC-16 NB	2.5 kVrms
Si8275AB-IS1	VIA/VIB	Dual	5	N	N/A	Υ	SOIC-16 NB	2.5 kVrms
Si8275ABD-IS1	VIA/VIB	Dual	5	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8275BB-IS1	VIA/VIB	Dual	8	N	N/A	Υ	SOIC-16 NB	2.5 kVrms
Si8275BBD-IS1	VIA/VIB	Dual	8	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8275DB-IS1	VIA/VIB	Dual	12	N	N/A	Y	SOIC-16 NB	2.5 kVrms
Si8275DBD-IS1	VIA/VIB	Dual	12	Y	N/A	N	SOIC-16 NB	2.5 kVrms
Si8275BB-IM1	VIA/VIB	Dual	8	N	N/A	Υ	QFN-14	2.5 kVrms
Si8275BBD-IM1	VIA/VIB	Dual	8	Y	N/A	N	QFN-14	2.5 kVrms
Si8275DB-IM1	VIA/VIB	Dual	12	N	N/A	Υ	QFN-14	2.5 kVrms
Si8275DBD-IM1	VIA/VIB	Dual	12	Y	N/A	N	QFN-14	2.5 kVrms
Si8275GB-IM1	VIA/VIB	Dual	3	N	N/A	Υ	QFN-14	2.5 kVrms
Si8275GBD-IM1	VIA/VIB	Dual	3	Y	N/A	N	QFN-14	2.5 kVrms
Si8275DA-IM1	VIA/VIB	Dual	12	N	N/A	Y	QFN-14	1 kVrms
Si8275DAD-IM1	VIA/VIB	Dual	12	Y	N/A	N	QFN-14	1 kVrms

#### **Automotive Grade OPNs**

Automotive-grade devices are built using automotive-specific flows at all steps in the manufacturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, design, evaluation, qualification, and mass production steps.

Table 1.2. Ordering Guide for Automotive Grade OPNs<sup>1, 2, 4, 5</sup>

Ordering Part Numbers (OPNs)	Inputs	Driver Configu- ration	Output UVLO	Integrated Deglitcher	Dead Time Adjustable Range	Low Jitter	Package	Isolation Rating
Si8271BB-AS	VI	Single	8	N	N/A	Υ	SOIC-8 NB	2.5 kVrms
Si8271DB-AS	VI	Single	12	N	N/A	Υ	SOIC-8 NB	2.5 kVrms
Si8273DB-AS1	VIA/VIB	HS/LS	12	N	N/A	Υ	SOIC-16 NB	2.5 kVrms
Si8274DB1-AS1	PWM	HS/LS	12	N	10-100	Y	SOIC-16 NB	2.5 kVrms
Si8275DB-AS1	VIA/VIB	Dual	12	N	N/A	Υ	SOIC-16 NB	2.5 kVrms

#### Note:

- 1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications.
- 2. "Si" and "SI" are used interchangeably.
- 3. An "R" at the end of the part number denotes tape and reel packaging option.
- 4. Automotive-Grade devices (with an "-A" suffix) are identical in construction materials, topside marking, and electrical parameters to their Industrial-Grade (with a "-I" suffix) version counterparts. Automotive-Grade products are produced utilizing full automotive process flows and additional statistical process controls throughout the manufacturing flow. The Automotive-Grade part number is included on shipping labels.
- 5. Additional Ordering Part Numbers may be available in Automotive-Grade. Please contact your local Silicon Labs sales representative for further information.
- 6. Referring to Section 8 Top Marking, the Manufacturing Code represented by either "RTTTTT" or "TTTTTT" contains as its first character a letter in the range N through Z to indicate Automotive-Grade.

# **Table of Contents**

1.	Ordering Guide	2
2.	System Overview	7
	2.1 Typical Operating Characteristics	10
	2.2 Family Overview and Logic Operation During Startup  2.2.1 Products  2.2.2 Device Behavior  2.3.2 Device Behavior  2.4.3 Table 2.5 T	11
	2.3 Power Supply Connections	
	2.4 Power Dissipation Considerations	
	2.5 Layout Considerations	14
	2.6 Undervoltage Lockout Operation	15 15 15
	2.7 Programmable Dead Time and Overlap Protection	
	2.8 De-glitch Feature	
3.	Applications.	
	3.1 High-Side/Low-Side Driver	18
	3.2 Dual Driver	19
4.	Electrical Specifications	
4.	Electrical Specifications	. 20
4.	•	<b>. 20</b>
	4.1 Test Circuits	. 20 23 24
	4.1 Test Circuits          4.2 Regulatory Information (Pending)          Pin Descriptions          5.1 Si8271 Pin Descriptions	. 20 23 24 . 29
	4.1 Test Circuits	. 20 23 24 . 29 29
5.	4.1 Test Circuits          4.2 Regulatory Information (Pending)          Pin Descriptions          5.1 Si8271 Pin Descriptions          5.2 Si8273/75 Pin Descriptions          5.3 Si8274 Pin Descriptions	. 20 23 24 . 29 29 30 31
5.	4.1 Test Circuits  4.2 Regulatory Information (Pending)  Pin Descriptions  5.1 Si8271 Pin Descriptions  5.2 Si8273/75 Pin Descriptions  5.3 Si8274 Pin Descriptions  Package Outlines	. 20 23 24 . 29 30 31 . 32
5.	4.1 Test Circuits 4.2 Regulatory Information (Pending)  Pin Descriptions 5.1 Si8271 Pin Descriptions 5.2 Si8273/75 Pin Descriptions 5.3 Si8274 Pin Descriptions  Package Outlines 6.1 Package Outline: 16-Pin Narrow-Body SOIC	. 20 23 24 . 29 30 31 . 32
5.	4.1 Test Circuits  4.2 Regulatory Information (Pending)  Pin Descriptions  5.1 Si8271 Pin Descriptions  5.2 Si8273/75 Pin Descriptions  5.3 Si8274 Pin Descriptions  Package Outlines	. 20 23 24 . 29 30 31 . 32 32
<b>5</b> .	4.1 Test Circuits 4.2 Regulatory Information (Pending)  Pin Descriptions 5.1 Si8271 Pin Descriptions 5.2 Si8273/75 Pin Descriptions 5.3 Si8274 Pin Descriptions  Package Outlines 6.1 Package Outline: 16-Pin Narrow-Body SOIC 6.2 Package Outline: 8-Pin Narrow Body SOIC	. 20 23 24 . 29 30 31 . 32 32 34 36
<b>5</b> .	4.1 Test Circuits 4.2 Regulatory Information (Pending)  Pin Descriptions 5.1 Si8271 Pin Descriptions 5.2 Si8273/75 Pin Descriptions 5.3 Si8274 Pin Descriptions  Package Outlines 6.1 Package Outline: 16-Pin Narrow-Body SOIC 6.2 Package Outline: 8-Pin Narrow Body SOIC 6.3 Package Outline: 14 LD QFN.	. 20 23 24 . 29 30 31 . 32 32 34 36
<b>5</b> .	4.1 Test Circuits 4.2 Regulatory Information (Pending)  Pin Descriptions 5.1 Si8271 Pin Descriptions 5.2 Si8273/75 Pin Descriptions 5.3 Si8274 Pin Descriptions  Package Outlines 6.1 Package Outline: 16-Pin Narrow-Body SOIC 6.2 Package Outline: 8-Pin Narrow Body SOIC 6.3 Package Outline: 14 LD QFN.  Land Patterns	. 202324 . 293031 . 32323436 . 37
<b>5</b> .	4.1 Test Circuits 4.2 Regulatory Information (Pending)  Pin Descriptions 5.1 Si8271 Pin Descriptions 5.2 Si8273/75 Pin Descriptions 5.3 Si8274 Pin Descriptions  Package Outlines 6.1 Package Outline: 16-Pin Narrow-Body SOIC 6.2 Package Outline: 8-Pin Narrow Body SOIC 6.3 Package Outline: 14 LD QFN.  Land Patterns 7.1 Land Pattern: 16-Pin Narrow Body SOIC	. 202324 . 293031 . 3234363738
<ul><li>5.</li><li>6.</li><li>7.</li></ul>	4.1 Test Circuits 4.2 Regulatory Information (Pending)  Pin Descriptions 5.1 Si8271 Pin Descriptions 5.2 Si8273/75 Pin Descriptions 5.3 Si8274 Pin Descriptions  Package Outlines 6.1 Package Outline: 16-Pin Narrow-Body SOIC 6.2 Package Outline: 8-Pin Narrow Body SOIC 6.3 Package Outline: 14 LD QFN.  Land Patterns 7.1 Land Pattern: 16-Pin Narrow Body SOIC 7.2 Land Pattern: 8-Pin Narrow Body SOIC	. 202324 . 293031 . 323436373839

	8.2 Si8271 Top Marking (8-Pin Narrow Body SOIC)	.41
	8.3 Si827x Top Marking (14 LD QFN)	.42
9.	Revision History	43
	9.1 Revision 1.0	.43
	9.2 Revision 0.6	.43
	9.3 Revision 0.5	.43

## 2. System Overview




Figure 2.1. Si8271 Block Diagram




Figure 2.2. Si8273 Block Diagram




Figure 2.3. Si8274 Block Diagram




Figure 2.4. Si8275 Block Diagram

The operation of an Si827x channel is analogous to that of an optocoupler and gate driver, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si827x channel is shown in the figure below.




Figure 2.5. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 2.6 Modulation Scheme on page 9 for more details.




Figure 2.6. Modulation Scheme

#### 2.1 Typical Operating Characteristics

The typical performance characteristics depicted in the figures below are for information purposes only. Refer to Table 4.1 Electrical Characteristics on page 20 for actual specification limits.




Figure 2.7. Rise/Fall Time vs. Supply Voltage

28


H to L

18

9 11 13 15 17 19 21 23

VDDA Supply Voltage (V)

Figure 2.8. Propagation Delay vs. Supply Voltage







Figure 2.9. Supply Current vs. Supply Voltage

Figure 2.10. Supply Current vs. Supply Voltage







Figure 2.11. Supply Current vs. Temperature

Figure 2.12. Rise/Fall Time vs. Load






Figure 2.13. Propagation Delay vs. Load

Figure 2.14. Propagation Delay vs. Temperature




Figure 2.15. Output Sink Current vs. Temperature

Figure 2.16. Output Source Current vs. Temperature

#### 2.2 Family Overview and Logic Operation During Startup

The Si827x family of isolated drivers consists of single, high-side/low-side, and dual driver configurations.

#### 2.2.1 Products

The table below shows the configuration and functional overview for each product in this family.

Table 2.1. Si827x Family Overview

Part Number	Configuration	Overlap	Programmable	Inputs	Peak Output
		Protection	Dead Time		Current (A)
Si8271	Single Driver	_	_	VI	4.0
Si8273	High-Side/Low-Side	Y	_	VIA, VIB	4.0
Si8274	PWM	Y	Y	PWM	4.0
Si8275	Dual Driver	_	_	VIA, VIB	4.0

#### 2.2.2 Device Behavior

The following table consists of truth tables for the Si8273, Si8274, and Si8275 families.

Table 2.2. Si827x Family Truth Table<sup>1</sup>

Si8271 (Single Driver) Truth Table								
Inp	uts	VDDI State	Enable	Out	tput	Notes		
١	/I			VO+	VO-			
I	L	Powered	Н	Hi–Z	L			
ŀ	-	Powered	Н	Н	Hi–Z			
×	( <sup>2</sup>	Unpowered	X	Hi–Z	L			
)	X	Powered	L	Hi–Z	L			
				Si8273	(High-Sid	e/Low-Side) Truth Table		
Inp	uts	VDDI State	Enable	Out	tput	Notes		
VIA	VIB			VOA	VOB			
L	L	Powered	Н	L	L			
L	Н	Powered	Н	L	Н			
Н	L	Powered	Н	Н	L			
Н	Н	Powered	Н	L	L	Invalid state.		
X <sup>2</sup>	X <sup>2</sup>	Unpowered	X	L	L	Output returns to input state within 7 µs of VDDI power restoration.		
Х	Х	Powered	L	L	L	Device is disabled.		
			Si8	274 (PWM	Input Hig	h-Side/Low-Side) Truth Table		
PWM	Input	VDDI State	Enable	Out	tput	Notes		
				VOA	VOB			
ŀ	1	Powered	Н	Н	L			
	L	Powered	Н	L	Н			
×	<b>(</b> 2	Unpowered	X	L	L	Output returns to input state within 7 µs of VDDI power restoration.		
)	X	Powered	L	L	L	Device is disabled.		
				Si8	275 (Dual	Driver) Truth Table		
Inp	uts	VDDI State	Enable	Out	tput	Notes		
VIA	VIB			VOA	VOB			
L	L	Powered	Н	L	L			
L	Н	Powered	Н	L	Н			
Н	L	Powered	Н	Н	L			
Н	Н	Powered	Н	Н	Н			
X <sup>2</sup>	X <sup>2</sup>	Unpowered	Х	L	L	Output returns to input state within 7 µs of VDDI power restoration.		
			<u> </u>	_				
Х	X	Powered	L	L	L	Device is disabled.		

for more information.

#### 2.3 Power Supply Connections

Isolation requirements mandate individual supplies for VDDI, VDDA, and VDDB. The decoupling caps for these supplies must be placed as close to the VDD and GND pins of the Si827x as possible. The optimum values for these capacitors depend on load current and the distance between the chip and the regulator that powers it. Low effective series resistance (ESR) capacitors, such as Tantalum, are recommended.

#### 2.4 Power Dissipation Considerations

Proper system design must assure that the Si827x operates within safe thermal limits across the entire load range. The Si827x total power dissipation is the sum of the power dissipated by bias supply current, internal parasitic switching losses, and power dissipated by the series gate resistor and load. The equation below shows total Si827x power dissipation.

$$P_{D} = (V_{\text{DDI}})(I_{\text{DDI}}) + 2(I_{\text{DD2}})(V_{\text{DD2}}) + (f)(Q_{G})(V_{\text{DD2}}) \left[\frac{R_{p}}{R_{p} + R_{q}}\right] + (f)(Q_{G})(V_{\text{DD2}}) \left[\frac{R_{n}}{R_{n} + R_{q}}\right] + 2f\text{Cint}V_{\text{DD2}}^{2}$$

where:

 $P_D$  is the total Si827x device power dissipation (W)

I<sub>DDI</sub> is the input-side maximum bias current (10 mA)

I<sub>DD2</sub> is the driver die maximum bias current (4 mA)

C<sub>int</sub> is the internal parasitic capacitance (370 pF)

 $V_{DDI}$  is the input-side  $V_{DD}$  supply voltage (2.5 to 5.5 V)

V<sub>DD2</sub> is the driver-side supply voltage (4.2 to 30 V)

f is the switching frequency (Hz)

Q<sub>G</sub> is the gate charge of external FET

R<sub>G</sub> is the external gate resistor

 $R_P$  is the  $R_{DS(ON)}$  of the driver pull-up switch: 2.7  $\Omega$ 

 $R_n$  is the  $R_{DS(ON)}$  of the driver pull-down switch: 1  $\Omega$ 

#### **Equation 1**

Power dissipation example for driver using Equation 1 with the following givens:

$$V_{DDI} = 5.0 \text{ V}$$

$$V_{DD2} = 12 \text{ V}$$

$$f = 350 \text{ kHz}$$

$$R_G = 22 \Omega$$

$$Q_G = 25 nC$$

$$Pd = 199 \, mW$$

From which the driver junction temperature is calculated using Equation 2, where:

Pd is the total Si827x device power dissipation (W)

θ<sub>ia</sub> is the thermal resistance from junction to air (105 °C/W in this example)

T<sub>A</sub> is the ambient temperature

$$T_j = P_d \times \theta_{ja} + T_A = (0.199)(105) + 20 = 41.0 \,^{\circ} C$$

The maximum power dissipation allowable for the Si827x is a function of the package thermal resistance, ambient temperature, and maximum allowable junction temperature, as shown in Equation 2:

$$P_{D\max} \le \frac{T_{j\max} - T_A}{\theta_{ja}}$$

where:

P<sub>Dmax</sub> = Maximum Si827x power dissipation (W)

T<sub>imax</sub> = Si827x maximum junction temperature (150 °C)

T<sub>A</sub> = Ambient temperature (20 °C)

 $\theta_{ja}$  = Si827x junction-to-air thermal resistance (105 °C/W)

#### **Equation 2**

Substituting values for  $P_{Dmax}$   $T_{jmax}$ ,  $T_A$ , and  $\theta_{ja}$  into Equation 2 results in a maximum allowable total power dissipation of 1.23 W. Maximum allowable load is found by substituting this limit and the appropriate data sheet values from Table 4.1 Electrical Characteristics on page 20 into Equation 1 and simplifying. The result is Equation 3, which assumes VDDI = 5 V and VDDA = VDDB = 12 V.

$$Q_{g(\text{max})} = \frac{0.596}{f} - 5.81 \times 10^{-8}$$

#### **Equation 3**




Figure 2.17. Max Load vs. Switching Frequency

#### 2.5 Layout Considerations

It is most important to minimize ringing in the drive path and noise on the Si827x VDD lines. Care must be taken to minimize parasitic inductance in these paths by locating the Si827x as close to the device it is driving as possible. In addition, the VDD supply and ground trace paths must be kept short. For this reason, the use of power and ground planes is highly recommended. A split ground plane system having separate ground and VDD planes for power devices and small signal components provides the best overall noise performance.

#### 2.6 Undervoltage Lockout Operation

Device behavior during start-up, normal operation and shutdown is shown in the figure below, where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively.

Note: Outputs VOA and VOB default low when input side power supply (VDDI) is not present.

#### 2.6.1 Device Startup

Outputs VOA and VOB are held low during power-up until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs VIA and VIB.

#### 2.6.2 Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. The input (control) side, Driver A and Driver B, each have their own undervoltage lockout monitors.

The Si827x input side enters UVLO when VDDI < VDDI<sub>UV</sub>, and exits UVLO when VDDI > VDDI<sub>UV</sub>. The driver outputs, VOA and VOB, remain low when the input side of the Si827x is in UVLO and their respective VDD supply (VDDA, VDDB) is within tolerance. Each driver output can enter or exit UVLO independently. For example, VOA unconditionally enters UVLO when VDDA falls below VDDA<sub>UV</sub> and exits UVLO when VDDA rises above VDDA<sub>UV</sub>.

The UVLO circuit unconditionally drives VO low when VDD is below the lockout threshold. Upon power up, the Si827x is maintained in UVLO until VDD rises above VDD<sub>UV+</sub>. During power down, the Si827x enters UVLO when VDD falls below the UVLO threshold plus hysteresis (i.e., VDD <  $VDD_{UV+} - VDD_{HYS}$ ). Please refer to spec tables for UVLO values.




Figure 2.18. Device Behavior during Normal Operation and Shutdown

#### 2.6.3 Control Inputs

VIA, VIB, and PWM inputs are high-true, TTL level-compatible logic inputs. A logic high signal on VIA or VIB causes the corresponding output to go high. For PWM input versions (Si8274), VOA is high and VOB is low when the PWM input is high, and VOA is low and VOB is high when the PWM input is low.

#### 2.6.4 Enable Input

When brought low, the ENABLE input unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. Device operation terminates within tSD after ENABLE =  $V_{IL}$  and resumes within tRESTART after ENABLE =  $V_{IH}$ . The ENABLE input has no effect if VDDI is below its UVLO level (i.e., VOA, VOB remain low).

#### 2.7 Programmable Dead Time and Overlap Protection

All PWM drivers (Si8274x) include programmable dead time, which adds a user-programmable delay between transitions of VOA and VOB. When enabled, dead time is present on all transitions. The amount of dead time delay (DT) is programmed by a single resistor (RDT) connected from the DT input to ground per the equation below.

```
DT = 2.02 × RDT + 7.77 (for 10-200 ns range)

DT = 6.06 × RDT + 3.84 (for 20-700 ns range)

where:

DT = dead time (ns)

and

RDT = dead time programming resistor (k\Omega)
```

#### **Equation 4**

Input/output timing waveforms for the Si8273 two-input drivers are shown in the figure below, and dead time waveforms for the Si8274 are shown in Figure 2.20 Dead Time Waveforms for Si8274 Drivers on page 17.




Figure 2.19. Input / Output Waveforms for Si8273 Drivers

Table 2.3. Input / Output Waveforms for High-Side / Low-Side Two-Input Drivers

Ref	Description
Α	Normal operation: VIA high, VIB low.
В	Normal operation: VIB high, VIA low.
С	Contention: VIA = VIB = high.
D	Recovery from contention: VIA transitions low.
E	Normal operation: VIA = VIB = low.
F	Normal operation: VIA high, VIB low.
G	Contention: VIA = VIB = high.
Н	Recovery from contention: VIB transitions low.
I	Normal operation: VIB transitions high.




Figure 2.20. Dead Time Waveforms for Si8274 Drivers

#### 2.8 De-glitch Feature

A de-glitch feature is provided on some options, as defined in the 1. Ordering Guide. The internal de-glitch circuit provides an internal time delay of 15 ns typical, during which any noise is ignored and will not pass through the IC. For these product options, the propagation delay will be extended by 15 ns, as specified in the spec table.

#### 3. Applications

The following examples illustrate typical circuit configurations using the Si827x.

#### 3.1 High-Side/Low-Side Driver

In the figure below, side A shows the Si8273 controlled using the VIA and VIB input signals, and side B shows the Si8274 controlled by a single PWM signal.




Figure 3.1. Si827x in Half-Bridge Application

For both cases, D1 and CB form a conventional bootstrap circuit that allows VOA to operate as a high-side driver for Q1, which has a maximum drain voltage of 1500 V. VOB is connected as a conventional low-side driver. Note that the input side of the Si827x requires VDD in the range of 2.5 to 5.5 V, while the VDDA and VDDB output side supplies must be between 4.2 and 30 V with respect to their respective grounds. The boot-strap start up time will depend on the CB cap chosen. VDD2 is usually the same as VDDB. Also note that the bypass capacitors on the Si827x should be located as close to the chip as possible. Moreover, it is recommended that bypass capacitors be used (as shown in the figures above for input and driver side) to reduce high frequency noise and maximize performance. The outputs VOA and VOB can be used interchangeably as high side or low side drivers.

#### 3.2 Dual Driver

The figure below shows the Si827x configured as a dual driver. Note that the drain voltages of Q1 and Q2 can be referenced to a common ground or to different grounds with as much as 1500 V dc between them.




Figure 3.2. Si827x in a Dual Driver Application

Because each output driver resides on its own die, the relative voltage polarities of VOA and VOB can reverse without damaging the driver. That is, the voltage at VOA can be higher or lower than that of VOB by VDD without damaging the driver. Therefore, a dual driver in a high-side/low-side drive application can use either VOA or VOB as the high side driver. Similarly, a dual driver can operate as a dual low-side or dual high-side driver and is unaffected by static or dynamic voltage polarity changes.

## 4. Electrical Specifications

**Table 4.1. Electrical Characteristics** 

 $V_{DDI}$  = 5 V, GNDI = 0 V, VDDA/B-GNDA/B = 30 V,  $T_A$  = -40 to +125 °C; typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
DC Parameters						
Input Supply Voltage	VDDI		2.5	_	5.5	V
Driver Supply Voltage	(VDDA/B – GNDA/B)		4.2	_	30	V
Input Supply Quiescent Current	IDDI(Q)		_	7.9	10.0	mA
Input Supply Active Current	IDDI	f = 500 kHz	_	8.0	10.0	mA
Output Supply Quiescent Current	IDDx(Q)		_	2.5	4.0	mA
Output Supply Active Current	IDDx	f = 500 kHz (no load)	_	10.0	11.0	mA
Gate Driver						
High Output Transistor RDS (ON)	R <sub>OH</sub>		_	2.7	_	Ω
Low Output Transistor RDS (ON)	R <sub>OL</sub>		_	1.0	_	Ω
High Level Peak Output Current	Іон	V <sub>DDA/B</sub> = 15 V, See Figure 4.2 IOH Source Current Test Circuit on page 23 for Si827xG, V <sub>DD</sub> = 4.2 V, T < 250 ns	_	1.8	_	A
Low Level Peak Output Current	l <sub>OL</sub>	V <sub>DDA/B</sub> = 15 V,  See Figure 4.1 IOL Sink Current Test Circuit on page 23 for Si827xG, V <sub>DD</sub> = 4.2 V, T <sub>PW_IOL</sub> < 250 ns	_	4.0	_	А
UVLO					-	
VDDI UVLO Threshold +	VDDI <sub>UV+</sub>		1.85	2.2	2.45	V
VDDI UVLO Threshold –	VDDI <sub>UV</sub> _		1.75	2.1	2.35	V
VDDI Hysteresis	VDDI <sub>HYS</sub>		_	100	_	mV
UVLO Threshold + (Driver Side)						<u>I</u>
3 V Threshold	VDDX <sub>UV+</sub>		2.7	3.5	4.0	V
5 V Threshold			4.9	5.5	6.3	V
8 V Threshold	-		7.2	8.3	9.5	V
12 V Threshold	-		11	12.2	13.5	V
UVLO Threshold - (Driver Side)				L	1	ı

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
3 V Threshold	VDDX <sub>UV-</sub>		2.5	3.0	3.8	V
5 V Threshold			4.6	5.2	5.9	V
8 V Threshold			6.7	7.8	8.9	V
12 V Threshold			9.6	10.8	12.1	V
UVLO Lockout Hysteresis		<u>'</u>				
3 V Threshold	VDD <sub>HYS</sub>		_	500	_	mV
5 V Threshold			_	300	_	mV
8 V Threshold			_	500	_	mV
12 V Threshold			_	1400	_	mV
Digital						
Logic High Input Threshold	VIH		2.0	_	_	V
Logic Low Input Threshold	VIL		_	_	0.8	V
Input Hysteresis	VIHYST		350	400	_	mV
Logic High Output Voltage	VOH	IO = -1 mA	VDDA/B – 0.04	_	_	V
Logic Low Output Voltage	VOL	IO = 1 mA	_	_	0.04	V
AC Switching Parameters						
Propagation Delay	$t_{PLH},t_{PHL}$	C <sub>L</sub> = 200 pF	20	30	60	ns
Si8271/3/5 with low jitter						
Propagation Delay	$t_{PLH,}t_{PHL}$	C <sub>L</sub> = 200 pF	30	45	75	ns
Si8271/3/5 with de-glitch option						
Propagation Delay	t <sub>PHL</sub>	C <sub>L</sub> = 200 pF	20	30	60	ns
Si8274 with low jitter						
Propagation Delay	t <sub>PHL</sub>	C <sub>L</sub> = 200 pF	30	45	75	ns
Si8274 with de-glitch option						
Propagation Delay	t <sub>PLH</sub>	C <sub>L</sub> = 200 pF	30	45	75	ns
Si8274 with low jitter						
Propagation Delay	$t_{PLH}$	C <sub>L</sub> = 200 pF	65	85	105	ns
Si8274 with de-glitch option						
Pulse Width Distortion	PWD	tPLH – tPHL	_	3.6	8	ns
Si8271/3/5 all options						
Pulse Width Distortion	PWD	tPLH – tPHL	_	14	19	ns
Si8274 with low jitter						
Pulse Width Distortion	PWD	tPLH – tPHL	_	38	47	ns
Si8274 with de-glitch option						
Peak to Peak Jitter			_	200	_	ps
Si827x with low jitter	_					

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
	*			Тур		
Programmed dead-time (DT) for products with 10–200 ns DT range	DT	RDT = 6 kΩ	10	20	30	ns
products with 10–200 hs D1 range		RDT = 15 kΩ	26	38	50	
		RDT = 100 kΩ	150	210	260	
Programmed dead-time (DT) for	DT	RDT = 6 kΩ	23	40	57	ns
products with 20–700 ns DT range		RDT = 15 kΩ	60	95	130	
		RDT = 100 kΩ	450	610	770	
Rise time	t <sub>R</sub>	CL = 200 pF	4	10.5	16	ns
Fall time	t <sub>F</sub>	CL = 200 pF	5.5	13.3	18	ns
Shutdown Time from Enable False	t <sub>SD</sub>		_	_	60	ns
Restart Time from Enable True	t <sub>RESTART</sub>		_	_	60	ns
Device Startup Time	t <sub>START</sub>		_	16	30	μs
Common Mode Transient Immunity Si827x with de-glitch option		See Figure 4.3 Common Mode Transient Immunity Test Circuit on page 24.	200	350	400	kV/µs
		VCM = 1500 V				
Common Mode Transient Immunity Si827x with low jitter option		See Figure 4.3 Common Mode Transient Immunity Test Circuit on page 24.	150	300	400	kV/μs
		VCM = 1500 V				

#### 4.1 Test Circuits

The figures below depict sink current, source current, and common-mode transient immunity test circuits.




Figure 4.1. IOL Sink Current Test Circuit




Figure 4.2. IOH Source Current Test Circuit




Figure 4.3. Common Mode Transient Immunity Test Circuit

#### 4.2 Regulatory Information (Pending)

Table 4.2. Regulatory Information<sup>1,2</sup>

#### CSA

The Si827x is certified under CSA Component Acceptance Notice 5A. For more details, see Master Contract Number 232873.

60950-1: Up to 125 V<sub>RMS</sub> reinforced insulation working voltage; up to 600 V<sub>RMS</sub> basic insulation working voltage.

#### **VDE**

The Si827x is certified according to VDE 0884-10. For more details, see Certificate 40018443.

VDE 0884-10: Up to 630 V<sub>peak</sub> for basic insulation working voltage.

#### UL

The Si827x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 2500 V<sub>RMS</sub> isolation voltage for basic protection.

#### CQC

The Si827x is certified under GB4943.1-2011. For more details, see Certificates CQC 16001160284 and CQC 17001177887.

Rated up to 125 V<sub>RMS</sub> reinforced insulation working voltage; up to 600 V<sub>RMS</sub> basic insulation working voltage.

- 1. Regulatory Certifications apply to 2.5 kV<sub>RMS</sub> rated devices which are production tested to 3.0 kV<sub>RMS</sub> for 1 sec.
- 2. For more information, see 1. Ordering Guide.

Table 4.3. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value			Unit
			SOIC-8	NB SOIC-16	14 LD QFN	
Nominal External Air Gap	CLR		4.7	4.7	3.5	mm
(Clearance)						
Nominal External Tracking	CPG		3.9	3.9	3.5	mm
(Creepage)						
Minimum Internal Gap	DTI		0.008	0.008	0.008	mm
(Internal Clearance)						
Tracking Resistance	PTI or CTI	IEC60112	600	600	600	V
Erosion Depth	ED		0.019	0.019	0.021	mm
Resistance	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	Ω
(Input-Output) <sup>1</sup>						
Capacitance	C <sub>IO</sub>	f = 1 MHz	0.5	0.5	0.5	pF
(Input-Output) <sup>1</sup>						
Input Capacitance <sup>2</sup>	C <sub>I</sub>		3.0	3.0	3.0	pF

#### Notes:

- 1. To determine resistance and capacitance, the Si827x is converted into a 2-terminal device. All pins on side 1 are shorted to create terminal 1, and all pins on side 2 are shorted to create terminal 2. The parameters are then measured between these two terminals.
- 2. Measured from input pin to ground.

**Table 4.4. IEC 60664-1 Ratings** 

Parameter	Test Condition	Specification		
		SOIC-8	NB SOIC-16	14 LD QFN
Basic Isolation Group	Material Group	I	I	I
Installation Classification	Rated Mains Voltages < 150 V <sub>RMS</sub>	I-IV	I-IV	I-IV
	Rated Mains Voltages < 300 V <sub>RMS</sub>	I-III	I-III	I-III
	Rated Mains Voltages < 400 V <sub>RMS</sub>	1-11	1-11	I-II
	Rated Mains Voltages < 600 V <sub>RMS</sub>	I-II	I-II	I-II