Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Low Power Five-Channel Digital Isolator

Features

- High-speed operation
  - DC to 150 Mbps
- No start-up initialization required
- Wide Operating Supply Voltage: 2.70–5.5 V
- Ultra-low-power (typical)
  5 V Operation:
  - < 1.6 mA per channel at 1 Mbps
  - < 6 mA per channel at 100 Mbps
  2.70 V Operation:
  - < 1.4 mA per channel at 1 Mbps
  - < 4 mA per channel at 100 Mbps
- High electromagnetic immunity
- Up to 2500 V_{RMS} isolation
- 60-year life at rated working voltage
- Precise timing (typical)
  - <10 ns worst case
  - 1.5 ns pulse width distortion
  - 0.5 ns channel-channel skew
  - 2 ns propagation delay skew
  - 6 ns minimum pulse width
- Transient Immunity 25 kV/µs
- Wide temperature range
  - –40 to 125 °C at 150 Mbps
- RoHS-compliant packages
  - SOIC-16 narrow body

Ordering Information:
See page 29.

Applications

- Industrial automation systems
- Hybrid electric vehicles
- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power inverters
- Communications systems

Safety Regulatory Approvals

- UL 1577 recognized
  - Up to 2500 V_{RMS} for 1 minute
- CSA component notice 5A approval
  - IEC 60950-1, 61010-1 (reinforced insulation)
- VDE certification conformity
  - IEC 60747-5-2 (VDE0884 Part 2)

Description

Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages when compared to legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges throughout their service life. For ease of design, only VDD bypass capacitors are required.

Data rates up to 150 Mbps are supported, and all devices achieve worst-case propagation delays of less than 10 ns. All products are safety certified by UL, CSA, and VDE and support withstand voltages of up to 2.5 kVrms. These devices are available in a 16-pin narrow-body SOIC package.

Not Recommend for New Designs

Copyright © 2013 by Silicon Laboratories

Not Recommended for New Designs

TABLE OF CONTENTS

Section	Page
1. Electrical Specifications	**4**
2. Functional Description	**18**
2.1. Theory of Operation	18
2.2. Eye Diagram	19
2.3. Device Operation	20
2.4. Layout Recommendations	22
2.5. Typical Performance Characteristics	23
3. Errata and Design Migration Guidelines	**26**
3.1. Enable Pin Causes Outputs to Go Low (Revision A Only)	26
3.2. Power Supply Bypass Capacitors (Revision A and Revision B)	26
3.3. Latch Up Immunity (Revision A Only)	26
4. Pin Descriptions (Si8450/51/52)	**27**
5. Pin Descriptions (Si8455)	**28**
6. Ordering Guide	**29**
7. Package Outline: 16-Pin Narrow Body SOIC	**31**
8. Land Pattern: 16-Pin Narrow Body SOIC	**33**
9. Top Marking: 16-Pin Narrow Body SOIC	**34**
9.1. 16-Pin Narrow Body SOIC Top Marking	34
9.2. Top Marking Explanation	34
Document Change List	**35**
Contact Information	**36**

Not Recommended for New Designs

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Operating Temperature*	T_A	150 Mbps, 15 pF, 5 V	–40	25	125	°C
Supply Voltage	V_{DD1}		2.70	—	5.5	V
	V_{DD2}		2.70	—	5.5	V

***Note:** The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

Table 2. Absolute Maximum Ratings[1]

Parameter	Symbol	Min	Typ	Max	Unit
Storage Temperature[2]	T_{STG}	–65	—	150	°C
Ambient Temperature Under Bias	T_A	–40	—	125	°C
Supply Voltage (Revision A)[3]	V_{DD1}, V_{DD2}	–0.5	—	5.75	V
Supply Voltage (Revision B)[3]	V_{DD1}, V_{DD2}	–0.5	—	6.0	V
Input Voltage	V_I	–0.5	—	V_{DD} + 0.5	V
Output Voltage	V_O	–0.5	—	V_{DD} + 0.5	V
Output Current Drive Channel	I_O	—	—	10	mA
Lead Solder Temperature (10 s)		—	—	260	°C
Maximum Isolation Voltage (1 s)		—	—	3600	V_{RMS}

Notes:
1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.
2. VDE certifies storage temperature from –40 to 150 °C.
3. See "6. Ordering Guide" on page 29 for more information.

Not Recommended for New Designs

Table 3. Electrical Characteristics

(V_{DD1} = 5 V±10%, V_{DD2} = 5 V±10%, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	V_{IH}		2.0	—	—	V
Low Level Input Voltage	V_{IL}		—	—	0.8	V
High Level Output Voltage	V_{OH}	Ioh = –4 mA	V_{DD1},V_{DD2} – 0.4	4.8	—	V
Low Level Output Voltage	V_{OL}	Iol = 4 mA	—	0.2	0.4	V
Input Leakage Current	I_L		—	—	±10	µA
Output Impedance[1]	Z_O		—	85	—	Ω
Enable Input High Current	I_{ENH}	V_{ENx} = V_{IH}	—	2.0	—	µA
Enable Input Low Current	I_{ENL}	V_{ENx} = V_{IL}	—	2.0	—	µA
DC Supply Current (All inputs 0 V or at Supply)						
Si8450Ax, Bx, Si8455Bx						
V_{DD1}		All inputs 0 DC	—	1.6	2.4	
V_{DD2}		All inputs 0 DC	—	2.9	4.4	mA
V_{DD1}		All inputs 1 DC	—	7.0	10.5	
V_{DD2}		All inputs 1 DC	—	3.1	4.7	
Si8451Ax, Bx						
V_{DD1}		All inputs 0 DC	—	2.0	3.0	
V_{DD2}		All inputs 0 DC	—	3.0	4.5	mA
V_{DD1}		All inputs 1 DC	—	6.0	9.0	
V_{DD2}		All inputs 1 DC	—	4.1	6.2	
Si8452Ax, Bx						
V_{DD1}		All inputs 0 DC	—	2.3	3.5	
V_{DD2}		All inputs 0 DC	—	2.7	4.1	mA
V_{DD1}		All inputs 1 DC	—	5.4	8.1	
V_{DD2}		All inputs 1 DC	—	4.7	7.1	
1 Mbps Supply Current (All inputs = 500 kHz square wave, Cl = 15 pF on all outputs)						
Si8450Ax, Bx, Si8455Bx						
V_{DD1}			—	4.3	6.5	mA
V_{DD2}			—	3.5	5.3	
Si8451Ax, Bx						
V_{DD1}			—	4.1	6.2	mA
V_{DD2}			—	4.0	6.0	
Si8452Ax, Bx						
V_{DD1}			—	4.1	6.2	mA
V_{DD2}			—	4.0	6.0	

Notes:

1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
3. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
4. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs

Table 3. Electrical Characteristics (Continued)
(V_{DD1} = 5 V±10%, V_{DD2} = 5 V±10%, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
10 Mbps Supply Current (All inputs = 5 MHz square wave, Cl = 15 pF on all outputs)						
Si8450Bx, Si8455Bx V_{DD1} V_{DD2}			 — —	 4.3 4.8	 6.5 6.7	mA
Si8451Bx V_{DD1} V_{DD2}			 — —	 4.4 5.0	 6.2 7.0	mA
Si8452Bx V_{DD1} V_{DD2}			 — —	 4.6 4.8	 6.4 6.7	mA
100 Mbps Supply Current (All inputs = 50 MHz square wave, Cl = 15 pF on all outputs)						
Si8450Bx, Si8455Bx V_{DD1} V_{DD2}			 — —	 4.6 24	 6.9 30	mA
Si8451Bx V_{DD1} V_{DD2}			 — —	 8.6 20.4	 10.8 25.5	mA
Si8452Bx V_{DD1} V_{DD2}			 — —	 12.6 16.5	 15.8 20.6	mA
Timing Characteristics						
Si845xAx						
Maximum Data Rate			0	—	1.0	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	t_{PHL}, t_{PLH}	See Figure 2	—	—	35	ns
Pulse Width Distortion $\lvert t_{PLH} - t_{PHL} \rvert$	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew[2]	$t_{PSK(P-P)}$		—	—	40	ns
Channel-Channel Skew	t_{PSK}		—	—	35	ns

Notes:
1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
3. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
4. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs

Table 3. Electrical Characteristics (Continued)
(V_{DD1} = 5 V±10%, V_{DD2} = 5 V±10%, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Si845xBx						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			—	—	6.0	ns
Propagation Delay	t_{PHL}, t_{PLH}	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion $\lvert t_{PLH} - t_{PHL} \rvert$	PWD	See Figure 2	—	1.5	2.5	ns
Propagation Delay Skew[2]	$t_{PSK(P-P)}$		—	2.0	3.0	ns
Channel-Channel Skew	t_{PSK}		—	0.5	1.8	ns
All Models						
Output Rise Time	t_r	C_L = 15 pF See Figure 2	—	3.8	5.0	ns
Output Fall Time	t_f	C_L = 15 pF See Figure 2	—	2.8	3.7	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	—	25	—	kV/µs
Enable to Data Valid[3]	t_{en1}	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State[3]	t_{en2}	See Figure 1	—	7.0	9.2	ns
Start-up Time[3,4]	t_{SU}		—	15	40	µs

Notes:
1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
3. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
4. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs



Figure 1. ENABLE Timing Diagram



Figure 2. Propagation Delay Timing

Not Recommended for New Design

Table 4. Electrical Characteristics

(V_{DD1} = 3.3 V±10%, V_{DD2} = 3.3 V±10%, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	V_{IH}		2.0	—	—	V
Low Level Input Voltage	V_{IL}		—	—	0.8	V
High Level Output Voltage	V_{OH}	Ioh = –4 mA	V_{DD1},V_{DD2} – 0.4	3.1	—	V
Low Level Output Voltage	V_{OL}	Iol = 4 mA	—	0.2	0.4	V
Input Leakage Current	I_L		—	—	±10	µA
Output Impedance[1]	Z_O		—	85	—	Ω
Enable Input High Current	I_{ENH}	V_{ENx} = V_{IH}	—	2.0	—	µA
Enable Input Low Current	I_{ENL}	V_{ENx} = V_{IL}	—	2.0	—	µA
DC Supply Current (All inputs 0 V or at supply)						
Si8450Ax, Bx, Si8455Bx						
V_{DD1}		All inputs 0 dc	—	1.6	2.4	mA
V_{DD2}		All inputs 0 dc	—	2.9	4.4	
V_{DD1}		All inputs 1 dc	—	7.0	10.5	
V_{DD2}		All inputs 1 dc	—	3.1	4.7	
Si8451Ax, Bx						
V_{DD1}		All inputs 0 dc	—	2.0	3.0	mA
V_{DD2}		All inputs 0 dc	—	3.0	4.5	
V_{DD1}		All inputs 1 dc	—	6.0	9.0	
V_{DD2}		All inputs 1 dc	—	4.1	6.2	
Si8452Ax, Bx						
V_{DD1}		All inputs 0 DC	—	2.3	3.5	mA
V_{DD2}		All inputs 0 DC	—	2.7	4.1	
V_{DD1}		All inputs 1 DC	—	5.4	8.1	
V_{DD2}		All inputs 1 DC	—	4.7	7.1	
1 Mbps Supply Current (All inputs = 500 kHz square wave, Cl = 15 pF on all outputs)						
Si8450Ax, Bx, Si8455Bx						
V_{DD1}			—	4.3	6.5	mA
V_{DD2}			—	3.5	5.3	
Si8451Ax, Bx						
V_{DD1}			—	4.1	6.2	mA
V_{DD2}			—	4.0	6.0	
Si8452Ax, Bx						
V_{DD1}			—	4.1	6.2	mA
V_{DD2}			—	4.0	6.0	

Notes:

1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
3. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
4. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs

Table 4. Electrical Characteristics (Continued)
(V_{DD1} = 3.3 V±10%, V_{DD2} = 3.3 V±10%, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
10 Mbps Supply Current (All inputs = 5 MHz square wave, Cl = 15 pF on all outputs)						
Si8450Bx, Si8455Bx V_{DD1} V_{DD2}			 — —	 4.3 4.8	 6.5 6.7	mA
Si8451Bx V_{DD1} V_{DD2}			 — —	 4.4 5.0	 6.2 7.0	mA
Si8452Bx V_{DD1} V_{DD2}			 — —	 4.6 4.8	 6.4 6.7	mA
100 Mbps Supply Current (All inputs = 50 MHz square wave, Cl = 15 pF on all outputs)						
Si8450Bx, Si8455Bx V_{DD1} V_{DD2}			 — —	 4.4 16.8	 6.6 21	mA
Si8451Bx V_{DD1} V_{DD2}			 — —	 6.9 14.5	 8.6 18.1	mA
Si8452Bx V_{DD1} V_{DD2}			 — —	 9.5 12	 11.9 15	mA
Timing Characteristics						
Si845xAx						
Maximum Data Rate			0	—	1.0	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	t_{PHL},t_{PLH}	See Figure 2	—	—	35	ns
Pulse Width Distortion $\lvert t_{PLH} - t_{PHL} \rvert$	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew[2]	$t_{PSK(P-P)}$		—	—	40	ns
Channel-Channel Skew	t_{PSK}		—	—	35	ns

Notes:
1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
3. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
4. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs

Table 4. Electrical Characteristics (Continued)
(V_{DD1} = 3.3 V±10%, V_{DD2} = 3.3 V±10%, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Si845xBx						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			—	—	6.0	ns
Propagation Delay	t_{PHL}, t_{PLH}	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion $\lvert t_{PLH} - t_{PHL} \rvert$	PWD	See Figure 2	—	1.5	2.5	ns
Propagation Delay Skew[2]	$t_{PSK(P-P)}$		—	2.0	3.0	ns
Channel-Channel Skew	t_{PSK}		—	0.5	1.8	ns
All Models						
Output Rise Time	t_r	C_L = 15 pF See Figure 2	—	4.3	6.1	ns
Output Fall Time	t_f	C_L = 15 pF See Figure 2	—	3.0	4.3	ns
Common Mode Transient Immunity	CMTI	V_I = V_{DD} or 0 V	—	25	—	kV/µs
Enable to Data Valid[3]	t_{en1}	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State[3]	t_{en2}	See Figure 1	—	7.0	9.2	ns
Start-up Time[3,4]	t_{SU}		—	15	40	µs

Notes:
1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
3. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
4. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs

Table 5. Electrical Characteristics[1]

(V_{DD1} = 2.70 V, V_{DD2} = 2.70 V, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	V_{IH}		2.0	—	—	V
Low Level Input Voltage	V_{IL}		—	—	0.8	V
High Level Output Voltage	V_{OH}	I_{OH} = –4 mA	V_{DD1},V_{DD2} – 0.4	2.3	—	V
Low Level Output Voltage	V_{OL}	I_{OL} = 4 mA	—	0.2	0.4	V
Input Leakage Current	I_L		—	—	±10	µA
Output Impedance[2]	Z_O		—	85	—	Ω
Enable Input High Current	I_{ENH}	V_{ENx} = V_{IH}	—	2.0	—	µA
Enable Input Low Current	I_{ENL}	V_{ENx} = V_{IL}	—	2.0	—	µA
DC Supply Current (All inputs 0 V or at supply)						
Si8450Ax, Bx, Si8455Bx						
V_{DD1}		All inputs 0 DC	—	1.6	2.4	mA
V_{DD2}		All inputs 0 DC	—	2.9	4.4	
V_{DD1}		All inputs 1 DC	—	7.0	10.5	
V_{DD2}		All inputs 1 DC	—	3.1	4.7	
Si8451Ax, Bx						
V_{DD1}		All inputs 0 DC	—	2.0	3.0	mA
V_{DD2}		All inputs 0 DC	—	3.0	4.5	
V_{DD1}		All inputs 1 DC	—	6.0	9.0	
V_{DD2}		All inputs 1 DC	—	4.1	6.2	
Si8452Ax, Bx						
V_{DD1}		All inputs 0 DC	—	2.3	3.5	mA
V_{DD2}		All inputs 0 DC	—	2.7	4.1	
V_{DD1}		All inputs 1 DC	—	5.4	8.1	
V_{DD2}		All inputs 1 DC	—	4.7	7.1	
1 Mbps Supply Current (All inputs = 500 kHz square wave, Cl = 15 pF on all outputs)						
Si8450Ax, Bx, Si8455Bx						
V_{DD1}			—	4.3	6.5	mA
V_{DD2}			—	3.5	5.3	
Si8451Ax, Bx						
V_{DD1}			—	4.1	6.2	mA
V_{DD2}			—	4.0	6.0	
Si8452Ax, Bx						
V_{DD1}			—	4.1	6.2	mA
V_{DD2}			—	4.0	6.0	

Notes:

1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T_A = 0 to 85 °C.
2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
3. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
4. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
5. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs

Table 5. Electrical Characteristics[1] (Continued)
(V_{DD1} = 2.70 V, V_{DD2} = 2.70 V, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
10 Mbps Supply Current (All inputs = 5 MHz square wave, Cl = 15 pF on all outputs)						
Si8450Bx, Si8455Bx						
V_{DD1}			—	4.3	6.5	mA
V_{DD2}			—	4.8	6.7	
Si8451Bx						
V_{DD1}			—	4.4	6.2	mA
V_{DD2}			—	5.0	7.0	
Si8452Bx						
V_{DD1}			—	4.6	6.4	mA
V_{DD2}			—	4.8	6.7	
100 Mbps Supply Current (All inputs = 50 MHz square wave, Cl = 15 pF on all outputs)						
Si8450Bx, Si8455Bx						
V_{DD1}			—	4.3	6.5	mA
V_{DD2}			—	13.3	16.6	
Si8451Bx						
V_{DD1}			—	6.2	7.8	mA
V_{DD2}			—	11.7	14.6	
Si8452Bx						
V_{DD1}			—	8.0	10	mA
V_{DD2}			—	9.9	12.4	
Timing Characteristics						
Si845xAx						
Maximum Data Rate			0	—	1.0	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	t_{PHL},t_{PLH}	See Figure 2	—	—	35	ns
Pulse Width Distortion $\lvert t_{PLH} - t_{PHL} \rvert$	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew[3]	$t_{PSK(P-P)}$		—	—	40	ns
Channel-Channel Skew	t_{PSK}		—	—	35	ns

Notes:
1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T_A = 0 to 85 °C.
2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
3. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
4. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
5. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs

Table 5. Electrical Characteristics[1] (Continued)
(V_{DD1} = 2.70 V, V_{DD2} = 2.70 V, T_A = –40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Si845xBx						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			—	—	6.0	ns
Propagation Delay	t_{PHL}, t_{PLH}	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion $\lvert t_{PLH} - t_{PHL} \rvert$	PWD	See Figure 2	—	1.5	2.5	ns
Propagation Delay Skew[3]	$t_{PSK(P-P)}$		—	2.0	3.0	ns
Channel-Channel Skew	t_{PSK}		—	0.5	1.8	ns
All Models						
Output Rise Time	t_r	C_L = 15 pF See Figure 2	—	4.8	6.5	ns
Output Fall Time	t_f	C_L = 15 pF See Figure 2	—	3.2	4.6	ns
Common Mode Transient Immunity	CMTI	V_I = V_{DD} or 0 V	—	25	—	kV/µs
Enable to Data Valid[4]	t_{en1}	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State[4]	t_{en2}	See Figure 1	—	7.0	9.2	ns
Start-up Time[4,5]	t_{SU}		—	15	40	µs

Notes:
1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T_A = 0 to 85 °C.
2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
3. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
4. See "3. Errata and Design Migration Guidelines" on page 26 for more details.
5. Start-up time is the time period from the application of power to valid data at the output.

Not Recommended for New Designs

Table 6. Regulatory Information*

CSA
The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
61010-1: Up to 300 V_{RMS} reinforced insulation working voltage; up to 600 V_{RMS} basic insulation working voltage.
60950-1: Up to 130 V_{RMS} reinforced insulation working voltage; up to 600 V_{RMS} basic insulation working voltage.
VDE
The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
60747-5-2: Up to 560 V_{peak} for basic insulation working voltage.
UL
The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.
Rated up to 2500 V_{RMS} isolation voltage for basic insulation.
***Note:** Regulatory Certifications apply to 2.5 kV_{RMS} rated devices which are production tested to 3.0 kV_{RMS} for 1 sec. For more information, see "6. Ordering Guide" on page 29.

Table 7. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value	Unit
			NB SOIC-16	
Nominal Air Gap (Clearance)[1]	L(IO1)		4.9	mm
Nominal External Tracking (Creepage)[1]	L(IO2)		4.01	mm
Minimum Internal Gap (Internal Clearance)			0.008	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	V_{RMS}
Erosion Depth	ED		0.019	mm
Resistance (Input-Output)[2]	R_{IO}		10^{12}	Ω
Capacitance (Input-Output)[2]	C_{IO}	f = 1 MHz	2.0	pF
Input Capacitance[3]	C_I		4.0	pF

Notes:
1. The values in this table correspond to the nominal creepage and clearance values as detailed in "7. Package Outline: 16-Pin Narrow Body SOIC" on page 31. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 package.
2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.
3. Measured from input pin to ground.

Not Recommended for New Designs

Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings

Parameter	Test Condition	Specification
Basic Isolation Group	Material Group	I
Installation Classification	Rated Mains Voltages ≤ 150 V_{RMS}	I-IV
	Rated Mains Voltages ≤ 300 V_{RMS}	I-III
	Rated Mains Voltages ≤ 400 V_{RMS}	I-II
	Rated Mains Voltages ≤ 600 V_{RMS}	I-II

Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V_{IORM}		560	V peak
Input to Output Test Voltage	V_{PR}	Method b1 (V_{IORM} x 1.875 = V_{PR}, 100% Production Test, t_m = 1 sec, Partial Discharge < 5 pC)	1050	V peak
Transient Overvoltage	V_{IOTM}	t = 60 sec	4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at T_S, V_{IO} = 500 V	R_S		$>10^9$	Ω

***Note:** Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of 40/125/21.

Table 10. IEC Safety Limiting Values[1]

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
					NB SOIC-16	
Case Temperature	T_S		—	—	150	°C
Safety input, output, or supply current	I_S	θ_{JA} = 105 °C/W (NB SOIC-16), V_I = 5.5 V, T_J = 150 °C, T_A = 25 °C	—	—	215	mA
Device Power Dissipation[2]	P_D		—	—	415	mW

Notes:
1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 3.
2. The Si845x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 ºC, CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.

Not Recommended for New Designs

Table 11. Thermal Characteristics

Parameter	Symbol	Typ	Unit
		NB SOIC-16	
IC Junction-to-Air Thermal Resistance	θ_{JA}	105	°C/W



Figure 3. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

Not Recommended for New Designs

2. Functional Description

2.1. Theory of Operation

The operation of an Si845x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si845x channel is shown in Figure 4.



Figure 4. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 5 for more details.



Figure 5. Modulation Scheme

2.2. Eye Diagram

Figure 6 illustrates an eye-diagram taken on an Si8450. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8450 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.



Figure 6. Eye Diagram

2.3. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Table 12. Table 13 provides an overview of the output states when the Enable pins are active.

Table 12. Si845x Logic Operation Table

V_I Input[1,2]	EN Input[1,2,3,4]	VDDI State[1,5,6]	VDDO State[1,5,6]	V_O Output[1,2]	Comments
H	H or NC	P	P	H	Enabled, normal operation.
L	H or NC	P	P	L	
X[7]	L	P	P	Hi-Z or L[8]	Disabled.
X[7]	H or NC	UP	P	L	Upon transition of VDDI from unpowered to powered, V_O returns to the same state as V_I in less than 1 µs.
X[7]	L	UP	P	Hi-Z or L[8]	Disabled.
X[7]	X[7]	P	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V_O returns to the same state as V_I within 1 µs, if EN is in either the H or NC state. Upon transition of VDDO from unpowered to powered, V_O returns to Hi-Z within 1 µs if EN is L.

Notes:

1. VDDI and VDDO are the input and output power supplies. V_I and V_O are the respective input and output terminals. EN is the enable control input located on the same output side.
2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
3. It is recommended that the enable inputs be connected to an external logic high or low level when the Si845x is operating in noisy environments.
4. No Connect (NC) replaces EN1 on Si8450. No Connects are not internally connected and can be left floating, tied to VDD, or tied to GND.
5. “Powered” state (P) is defined as 2.70 V < VDD < 5.5 V.
6. “Unpowered” state (UP) is defined as VDD = 0 V.
7. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
8. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled (EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See "3. Errata and Design Migration Guidelines" on page 26 for more details.

Not Recommended for New Designs

Table 13. Enable Input Truth Table[1]

P/N	EN1[1,2]	EN2[1,2]	Operation
Si8450	—	H	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.
	—	L	Outputs B1, B2, B3, B4, B5 are disabled and Logic Low or in high impedance state.[3]
Si8451	H	X	Output A5 enabled and follow input state.
	L	X	Output A5 disabled and Logic Low or in high impedance state.[3]
	X	H	Outputs B1, B2, B3, B4 are enabled and follow input state.
	X	L	Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state.[3]
Si8452	H	X	Outputs A4 and A5 are enabled and follow input state.
	L	X	Outputs A4 and A5 are disabled and Logic Low or in high impedance state.[3]
	X	H	Outputs B1, B2, B3 are enabled and follow input state.
	X	L	Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state.[3]
Si8455	—	—	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.

Notes:

1. Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. These inputs are internally pulled-up to local VDD by a 3 µA current source allowing them to be connected to an external logic level (high or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If EN1, EN2 are unused, it is recommended they be connected to an external logic level, especially if the Si845x is operating in a noisy environment.
2. X = not applicable; H = Logic High; L = Logic Low.
3. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled (EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See "3. Errata and Design Migration Guidelines" on page 26 for more details.

Not for New

2.4. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V_{AC}) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V_{AC}) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 6 on page 15 and Table 7 on page 15 detail the working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.) requirements before starting any design that uses a digital isolator.

The following sections detail the recommended bypass and decoupling components necessary to ensure robust overall performance and reliability for systems using the Si84xx digital isolators.

2.4.1. Supply Bypass

Digital integrated circuit components typically require 0.1 µF (100 nF) bypass capacitors when used in electrically quiet environments. However, digital isolators are commonly used in hazardous environments with excessively noisy power supplies. To counteract these harsh conditions, it is recommended that an additional 1 µF bypass capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is recommended that the designer add 50 to 100 Ω resistors in series with the VDD supply voltage source and 50 to 300 Ω resistors in series with the digital inputs/outputs (see Figure 7). For more details, see "3. Errata and Design Migration Guidelines" on page 26.

All components upstream or downstream of the isolator should be properly decoupled as well. If these components are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the 50 to 300 Ω resistors protect the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are exceeded). Functional operation should be restricted to the conditions specified in Table 1, “Recommended Operating Conditions,” on page 4.

2.4.2. Pin Connections

No connect pins are not internally connected. They can be left floating, tied to V_{DD}, or tied to GND.

2.4.3. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in mind the recommendations described in “2.4.1. Supply Bypass” above.



Figure 7. Recommended Bypass Components for the Si84xx Digital Isolator Family

Not Recommended for New Designs

2.5. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 3, 4, and 5 for actual specification limits.



Figure 8. Si8450/55 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation



Figure 9. Si8451 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)



Figure 10. Si8452 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)



Figure 11. Si8450/55 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)



Figure 12. Si8451 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)



Figure 13. Si8452 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)



Figure 14. Propagation Delay vs. Temperature

Not Recommended for New Designs



Figure 15. Si84xx Time-Dependent Dielectric Breakdown

Not Recommended for New Design