

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









LOW POWER SIX-CHANNEL DIGITAL ISOLATOR

Features

- High-speed operation
 - DC to 150 Mbps
- No start-up initialization required
- Wide Operating Supply Voltage: 2.70-5.5 V
- Wide Operating Supply Voltage: 2.70-5.5V
- Ultra low power (typical) 5 V Operation:
 - < 1.6 mA per channel at 1 Mbps
 - < 6 mA per channel at 100 Mbps 2.70 V Operation:
 - < 1.4 mA per channel at 1 Mbps
 - < 4 mA per channel at 100 Mbps
- High electromagnetic immunity

- Up to 2500 V_{RMS} isolation
- 60-year life at rated working voltage
- Precise timing (typical)
 - <10 ns worst case
 - 1.5 ns pulse width distortion
 - 0.5 ns channel-channel skew
 - 2 ns propagation delay skew
 - 6 ns minimum pulse width
- Transient Immunity 25 kV/µs
- Wide temperature range
 - –40 to 125 °C at 150 Mbps
- RoHS-compliant packages
 - SOIC-16 narrow body



See page 29.

Applications

- Industrial automation systems
- Hybrid electric vehicles
- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power inverters
- Communications systems

Safety Regulatory Approvals

- UL 1577 recognized
 - Up to 2500 V_{RMS} for 1 minute
- CSA component notice 5A approval
 - IEC 60950-1, 61010-1 (reinforced insulation)
- VDE certification conformity
 - IEC 60747-5-2 (VDE0884 Part 2)

Description

Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages when compared to legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges throughout their service life. For ease of design, only VDD bypass capacitors are required.

Data rates up to 150 Mbps are supported, and all devices achieve worst-case propagation delays of less than 10 ns. All products are safety certified by UL, CSA, and VDE and support withstand voltages of up to 2.5 kVrms. These devices are available in a 16-pin narrowbody SOIC package.





2

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Functional Description	
2.1. Theory of Operation	
2.2. Eye Diagram	
2.3. Device Operation	
2.4. Layout Recommendations	23
2.5. Typical Performance Characteristics	
3. Errata and Design Migration Guidelines	
3.1. Power Supply Bypass Capacitors (Revision A and Revision B)	
3.2. Latch Up Immunity (Revision A Only)	
4. Pin Descriptions	
5. Ordering Guide	29
6. Package Outline: 16-Pin Narrow Body SOIC	
7. Land Pattern: 16-Pin Narrow Body SOIC	
8. Top Marking: 16-Pin Narrow Body SOIC	
8.1. 16-Pin Narrow Body SOIC Top Marking	
8.2. Top Marking Explanation	
Document Change List	
Contact Information	



1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature*	T _A	150 Mbps, 15 pF, 5 V	-40	25	125	°C
Supply Voltage	V _{DD1}		2.70	_	5.5	V
	V_{DD2}		2.70	_	5.5	V

*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

Table 2. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Тур	Max	Unit
Storage Temperature ²	T _{STG}	-65	(6)	150	°C
Ambient Temperature Under Bias	T _A	-40		125	°C
Supply Voltage (Revision A) ³	$V_{\mathrm{DD1}}, V_{\mathrm{DD2}}$	-0.5	_	5.75	V
Supply Voltage (Revision B) ³	$V_{\mathrm{DD1}}, V_{\mathrm{DD2}}$	-0.5) –	6.0	V
Input Voltage	V _I	-0.5	_	V _{DD} + 0.5	V
Output Voltage	Vo	-0.5	_	V _{DD} + 0.5	V
Output Current Drive Channel	Io	_	_	10	mA
Lead Solder Temperature (10 s)		_	_	260	°C
Maximum Isolation Voltage (1 s)		_	_	3600	V_{RMS}

Notes:

- 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.
- 2. VDE certifies storage temperature from -40 to 150 °C.
- 3. See "5. Ordering Guide" on page 29 for more information.

Table 3. Electrical Characteristics

 $(V_{DD1}$ = 5 V±10%, V_{DD2} = 5 V±10%, T_A = -40 to 125 °C; applies to narrow-body SOIC package)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V_{IL}		_	_	8.0	V
High Level Output Voltage	V _{OH}	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	4.8	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance ¹	Z _O		_	85	_	Ω
	DC Supply	Current (All inputs (0 V or at Supply)	5	!	4
Si8460Ax, Bx						
V_{DD1}		All inputs 0 DC	+	1.7	2.6	
V_{DD2}		All inputs 0 DC	-	3.3	5.0	mA
V_{DD1}		All inputs 1 DC		7.7	11.6	
V_{DD2}		All inputs 1 DC		3.5	5.3	
Si8461Ax, Bx						
V_{DD1}		All inputs 0 DC	\rightarrow	2.1	3.2	
V_{DD2}		All inputs 0 DC		3.4	5.1	mA
V_{DD1}		All inputs 1 DC	-	7.1	10.7	
V_{DD2}		All inputs 1 DC		4.5	6.8	
Si8462Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2.5	3.8	
V_{DD2}		All inputs 0 DC	_	3.0	4.5	mA
V_{DD1}		All inputs 1 DC	_	6.5	9.8	
V_{DD2}		All inputs 1 DC	_	5.0	8.3	
Si8463Ax, Bx						
V _{DD1}		All inputs 0 DC	_	2.8	4.2	
V_{DD2}		All inputs 0 DC	_	2.8	4.2	mA
V_{DD1}		All inputs 1 DC	_	6.0	9.0	
V_{DD2}	4	All inputs 1 DC	_	6.0	9.0	

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85Ω , $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)								
Si8460Ax, Bx								
V_{DD1}			_	4.7	7.1	mA		
V_{DD2}			_	4.0	6.0			
Si8461Ax, Bx								
V_{DD1}			_	4.7	7.1	mA		
V_{DD2}			_	4.5	6.8			
Si8462Ax, Bx								
V_{DD1}			- O	4.7	7.1	mA		
V_{DD2}			-\\	4.3	6.5			
Si8463Ax, Bx								
V_{DD1}				4.7	7.1	mA		
V_{DD2}			_	4.7	7.1			
10 Mbps Supply 0	Current (All	inputs = 5 MHz squa	re wave, CI = 15 pF	on all outp	outs)			
Si8460Bx								
V_{DD1}			-1	4.7	7.1	mA		
V_{DD2}			E 1	5.5	7.7			
Si8461Bx			0.3					
V_{DD1}				5.0	7.2	mA		
V_{DD2}			_	5.7	8			
Si8462Bx								
V_{DD1}			_	5.2	7.3	mA		
V_{DD2}			_	5.4	7.6			
Si8463Bx								
V _{DD1}		W	_	5.5	7.7	mA		
V_{DD2}				5.5	7.7			

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)									
Si8460Bx									
V_{DD1}			_	5.0	7.5	mA			
V_{DD2}			_	28.8	36				
Si8461Bx					44.0				
V _{DD1}			_	9.0 25	11.3 30	mA			
V _{DD2}			_	25	30				
Si8462Bx V _{DD1}				13.3	16.6	mA			
V _{DD2}				20.8	26				
Si8463Bx									
V _{DD1}				17.2	21.5	mA			
V_{DD2}				17.2	21.5				
		Timing Characteris	stics			•			
Si846xAx			*						
Maximum Data Rate			0	9 –	1.0	Mbps			
Minimum Pulse Width			50	_	250	ns			
Propagation Delay	t_{PHL} , t_{PLH}	See Figure 1	/ /	_	35	ns			
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1) –	_	25	ns			
Propagation Delay Skew ²	t _{PSK(P-P)}		_	_	40	ns			
Channel-Channel Skew	t _{PSK}		_	_	35	ns			
Si846xBx		A (2)		•	•	1			
Maximum Data Rate			0	_	150	Mbps			
Minimum Pulse Width			_	_	6.0	ns			
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	3.0	6.0	9.5	ns			
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1	_	1.5	2.5	ns			
Propagation Delay Skew ²	t _{PSK(P-P)}		_	2.0	3.0	ns			
Channel-Channel Skew	t _{PSK}		_	0.5	1.8	ns			
Natas			1	1	1	1			

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
All Models					•	•
Output Rise Time	t _r	C _L = 15 pF See Figure 1	_	3.8	5.0	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	2.8	3.7	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	-	25	_	kV/μs
Start-up Time ³	t _{SU}		→ (/)	15	40	μs

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.




Figure 1. Propagation Delay Timing



Table 4. Electrical Characteristics

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V_{IL}		_	_	8.0	V
High Level Output Voltage	V _{OH}	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance ¹	Z _O		_ (85	_	Ω
DC	Supply Cu	rrent (All inputs 0	V or at supply)			
Si8460Ax, Bx						
V_{DD1}		All inputs 0 DC		1.7	2.6	
V_{DD2}		All inputs 0 DC		3.3	5.0	mA
V_{DD1}		All inputs 1 DC	7	7.7	11.6	
V_{DD2}		All inputs 1 DC	> >-	3.5	5.3	
Si8461Ax, Bx						
V_{DD1}		All inputs 0 DC	÷ ()	2.1	3.2	
V_{DD2}		All inputs 0 DC	-	3.4	5.1	mA
V_{DD1}		All inputs 1 DC		7.1	10.7	
V_{DD2}		All inputs 1 DC		4.5	6.8	
Si8462Ax, Bx			V			
V_{DD1}		All inputs 0 DC	_	2.5	3.8	
V_{DD2}		All inputs 0 DC	_	3.0	4.5	mA
V_{DD1}		All inputs 1 DC	_	6.5	9.8	
V_{DD2}		All inputs 1 DC	_	5.0	8.3	
Si8463Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2.8	4.2	
V_{DD2}		All inputs 0 DC	_	2.8	4.2	mA
V_{DD1}		All inputs 1 DC	_	6.0	9.0	
V_{DD2}		All inputs 1 DC	_	6.0	9.0	

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 4. Electrical Characteristics (Continued)

 $(V_{DD1}$ = 3.3 V±10%, V_{DD2} = 3.3 V±10%, T_A = -40 to 125 °C; applies to narrow-body SOIC package)

1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs) Si8460Ax, Bx - 4.7 7.1 V _{DD1} - 4.0 6.0 Si8461Ax, Bx - 4.7 7.1 V _{DD1} - 4.5 6.8 Si8462Ax, Bx - 4.7 7.1 V _{DD1} - 4.7 7.1 V _{DD2} - 4.3 6.5 Si8463Ax, Bx - 4.7 7.1 V _{DD1} - 4.7 7.1 V _{DD2} - 4.7 7.1 10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
VDD2 — 4.0 6.0 Si8461Ax, Bx — 4.7 7.1 VDD1 — 4.5 6.8 Si8462Ax, Bx — 4.7 7.1 VDD1 — 4.3 6.5 Si8463Ax, Bx — 4.7 7.1 VDD1 — 4.7 7.1 VDD2 — 4.7 7.1	
VDD2 — 4.0 6.0 Si8461Ax, Bx — 4.7 7.1 VDD1 — 4.5 6.8 Si8462Ax, Bx — 4.7 7.1 VDD1 — 4.3 6.5 Si8463Ax, Bx — 4.7 7.1 VDD1 — 4.7 7.1 VDD2 — 4.7 7.1	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
VDD2 — 4.5 6.8 Si8462Ax, Bx — 4.7 7.1 VDD1 — 4.3 6.5 Si8463Ax, Bx — 4.7 7.1 VDD1 — 4.7 7.1 VDD2 — 4.7 7.1	
VDD2 — 4.5 6.8 Si8462Ax, Bx — 4.7 7.1 VDD1 — 4.3 6.5 Si8463Ax, Bx — 4.7 7.1 VDD1 — 4.7 7.1 VDD2 — 4.7 7.1	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
VDD2 — 4.3 6.5 Si8463Ax, Bx — 4.7 7.1 VDD1 — 4.7 7.1 VDD2 — 4.7 7.1	
Si8463Ax, Bx V _{DD1} V _{DD2} - 4.7 7.1 - 4.7 7.1 - 7.1	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
V _{DD2} — 4.7 7.1	
BBE	mA
40 Mbno Supply Current (All inputs = 5 MHz aguara wayo, Cl = 15 pF an all autouta)	
To make Supply Current (All inputs – 5 Minz square wave, Ci – 15 pr on all outputs)	
Si8460Bx	
V _{DD1} — 4.7 7.1	mA
V _{DD2} 5.5 7.7	
Si8461Bx	
V _{DD1} — 5.0 7.2	mA
V _{DD2} — 5.7 8.0	
Si8462Bx	
V _{DD1} – 5.2 7.3	mA
V _{DD2} — 5.4 7.6	
Si8463Bx	
V _{DD1} — 5.5 7.7	mA
V _{DD2} — 5.5 7.7	

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 4. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Supply 0	Surrent (All inp	uts = 50 MHz squa	re wave, CI = 15 p	F on all ou	tputs)	
Si8460Bx						$\overline{1}$
V_{DD1}		1	'	4.8	7.2	mA
V_{DD2}			_	20	25	
Si8461Bx		1				
V_{DD1}		1		7.4 17.7	9.3 22.1	mA
V _{DD2} Si8462Bx		 		17.7	44.1	-
V _{DD1}		1		10.2	12.8	mA
V_{DD2}		1	70	15	18.8	1111
Si8463Bx	+					
V_{DD1}		1		12.7	15.9	mA
V_{DD2}			Ť	12.7	15.9	
	Tir	ming Characteristi	ics			
Si846xAx			• • ()			
Maximum Data Rate			0) –	1.0	Mbps
Minimum Pulse Width			75)		250	ns
Propagation Delay	t _{PHL} ,t _{PLH}	See Figure 1		_	35	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1		_	25	ns
Propagation Delay Skew ²	t _{PSK(P-P)}			_	40	ns
Channel-Channel Skew	t _{PSK}		_	_	35	ns
Si846xBx						_1
Maximum Data Rate		NO	0	_	150	Mbps
Minimum Pulse Width				_	6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	3.0	6.0	9.5	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1	_	1.5	2.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}			2.0	3.0	ns
Channel-Channel Skew	t _{PSK}			0.5	1.8	ns
t						

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Si8460/61/62/63

Table 4. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C; applies to narrow-body SOIC package)}$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
All Models	•			•	•	•
Output Rise Time	t _r	C _L = 15 pF See Figure 1	_	4.3	6.1	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	3.0	4.3	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	_	25	_	kV/µs
Start-up Time ³	t _{SU}		_ (15	40	μs

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω , $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 5. Electrical Characteristics¹

(V_{DD1} = 2.70 V, V_{DD2} = 2.70 V, T_A = -40 to 125 °C; applies to narrow-body SOIC package)

High Level Input Voltage VIH 2.0	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Output Voltage	High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Output Voltage Voltag	Low Level Input Voltage	V _{IL}		_	_	0.8	V
Low Level Output Voltage Voltag	High Level Output Voltage	V _{OH}	loh = –4 mA	V _{DD1} ,V _{DD2} – 0.4	2.3	_	V
Input Leakage Current	Low Level Output Voltage		lol = 4 mA	_	0.2	0.4	V
Si8460Ax, Bx	Input Leakage Current			_ •	_	±10	μA
Si8460Ax, Bx	Output Impedance ²	Z _O		- (85	_	Ω
VDD1 VDD2 VDD1 VDD1 VDD2 All inputs 0 DC All inputs 1 DC All inputs 1 DC All inputs 1 DC — 1.7 3.3 5.0 7.7 11.6 3.5 5.3 2.6 3.3 5.0 MA Si8461Ax, Bx VDD1 VDD2 All inputs 0 DC All inputs 0 DC All inputs 1 DC All inputs 1 DC — 2.1 3.2 4.5 5.1 MA 3.2 5.1 MA Si8462Ax, Bx VDD1 VDD2 All inputs 0 DC All inputs 0 DC All inputs 0 DC All inputs 1 DC — 2.5 3.8 4.5 MA Si8463Ax, Bx VDD1 VDD2 All inputs 1 DC All inputs 1 DC — 2.5 9.8 4.2 All inputs 0 DC All inputs 0 DC — 2.8 4.2 MA Si8463Ax, Bx VDD1 VDD2 All inputs 0 DC All inputs 0 DC All inputs 0 DC — 2.8 4.2 MA 4.2 MA All inputs 0 DC All inputs 1 DC — 2.8 4.2 MA 4.2 MA All inputs 1 DC — 2.8 4.2 MA 4.2 MA All inputs 1 DC — 2.8 4.2 MA 4.2 MA	I	OC Supply C	Gurrent (All inputs 0	V or at supply)		<u>I</u>	ı
Variable	Si8460Ax, Bx						
VDD1 VDD2 All inputs 1 DC All inputs 1 DC — 7.7 3.5 11.6 5.3 Si8461Ax, Bx VDD1 VDD2 All inputs 0 DC All inputs 0 DC All inputs 1 DC — 2.1 3.2 4.5 5.1 4.5 3.2 5.1 6.8 VDD1 VDD2 All inputs 1 DC All inputs 1 DC — 7.1 4.5 10.7 6.8 Si8462Ax, Bx VDD1 VDD2 All inputs 0 DC All inputs 0 DC All inputs 1 DC — 2.5 3.8 4.5 4.5 All inputs 1 DC 3.0 4.5 9.8 4.5 All inputs 1 DC — 6.5 9.8 4.2 All inputs 0 DC All inputs 0 DC — 2.8 4.2 All inputs 0 DC — 2.8 4.2 MA VDD1 VDD2 All inputs 0 DC All inputs 0 DC — 2.8 4.2 MA 4.2 MA VDD1 VDD2 All inputs 0 DC All inputs 1 DC — 2.8 4.2 MA 4.2 MA	V_{DD1}		All inputs 0 DC		1.7	2.6	
VDD1 VDD2 All inputs 1 DC All inputs 1 DC — 7.7 11.6 3.5 5.3 Si8461Ax, Bx All inputs 0 DC VDD1 VDD2 — 2.1 3.2 All inputs 0 DC — 3.4 5.1 mA VDD1 VDD2 All inputs 1 DC — 7.1 10.7 All inputs 1 DC — 4.5 6.8 Si8462Ax, Bx All inputs 0 DC — 2.5 3.8 All inputs 0 DC — 3.0 4.5 mA VDD1 VDD2 All inputs 0 DC — 6.5 9.8 All inputs 1 DC — 6.5 9.8 VDD1 VDD2 All inputs 1 DC — 5.0 8.3 Si8463Ax, Bx VDD1 VDD2 All inputs 0 DC — 2.8 4.2 All inputs 0 DC — 2.8 4.2 mA VDD2 VDD1 All inputs 0 DC — 2.8 4.2 mA All inputs 1 DC — 6.0 9.0	V_{DD2}				3.3	5.0	mA
Value	V_{DD1}						
VDD1 All inputs 0 DC — 2.1 3.2 VDD2 All inputs 0 DC — 3.4 5.1 mA VDD1 All inputs 1 DC — 7.1 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7 10.7	V_{DD2}		All inputs 1 DC	//	3.5	5.3	
VDD2 All inputs 0 DC — 3.4 5.1 mA VDD1 All inputs 1 DC — 7.1 10.7 4.5 6.8 Si8462Ax, Bx VDD1 All inputs 0 DC — 2.5 3.8 MA VDD2 All inputs 0 DC — 3.0 4.5 mA VDD1 All inputs 1 DC — 6.5 9.8 VDD2 All inputs 1 DC — 5.0 8.3 Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 All inputs 1 DC — 6.0 9.0							
VDD2 All inputs 0 DC — 3.4 5.1 mA VDD1 All inputs 1 DC — 7.1 10.7 4.5 6.8 Si8462Ax, Bx VDD1 All inputs 0 DC — 2.5 3.8 MA VDD2 All inputs 0 DC — 3.0 4.5 mA VDD1 All inputs 1 DC — 6.5 9.8 VDD2 All inputs 1 DC — 5.0 8.3 Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 All inputs 1 DC — 6.0 9.0	V_{DD1}		All inputs 0 DC	<u> </u>		3.2	
VDD1 All inputs 1 DC — 7.1 10.7 VDD2 All inputs 1 DC — 4.5 6.8 Si8462Ax, Bx All inputs 0 DC — 2.5 3.8 VDD1 All inputs 0 DC — 3.0 4.5 mA All inputs 1 DC — 6.5 9.8 VDD2 All inputs 1 DC — 5.0 8.3 Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 mA All inputs 1 DC — 6.0 9.0	V_{DD2}				3.4	5.1	mA
VDD2 All inputs 1 DC — 4.5 6.8 Si8462Ax, Bx All inputs 0 DC — 2.5 3.8 VDD1 All inputs 0 DC — 3.0 4.5 mA VDD1 All inputs 1 DC — 6.5 9.8 VDD2 All inputs 1 DC — 5.0 8.3 Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 mA VDD1 All inputs 1 DC — 6.0 9.0	V_{DD1}			(-)		_	
Si8462Ax, Bx VDD1 All inputs 0 DC —	V_{DD2}		All inputs 1 DC	O^{-}	4.5	6.8	
VDD2 All inputs 0 DC — 3.0 4.5 mA VDD1 All inputs 1 DC — 6.5 9.8 Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 mA VDD1 All inputs 1 DC — 6.0 9.0							
VDD2 All inputs 0 DC — 3.0 4.5 mA VDD1 All inputs 1 DC — 6.5 9.8 Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 mA VDD1 All inputs 1 DC — 6.0 9.0	V_{DD1}		All inputs 0 DC	_	2.5	3.8	
VDD1 All inputs 1 DC — 6.5 9.8 VDD2 All inputs 1 DC — 5.0 8.3 Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 mA VDD1 All inputs 1 DC — 6.0 9.0			All inputs 0 DC	_	3.0	4.5	mA
VDD2 All inputs 1 DC — 5.0 8.3 Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 mA VDD1 All inputs 1 DC — 6.0 9.0	V_{DD1}		All inputs 1 DC	<u> </u>	6.5	9.8	
Si8463Ax, Bx VDD1 All inputs 0 DC — 2.8 4.2 VDD2 All inputs 0 DC — 2.8 4.2 mA VDD1 All inputs 1 DC — 6.0 9.0	V_{DD2}^{-1}		All inputs 1 DC	_	5.0	8.3	
VDD2 All inputs 0 DC — 2.8 4.2 mA VDD1 All inputs 1 DC — 6.0 9.0							
V _{DD2} All inputs 0 DC — 2.8 4.2 mA V _{DD1} All inputs 1 DC — 6.0 9.0	V _{DD1}		All inputs 0 DC	_	2.8	4.2	
V _{DD1} All inputs 1 DC — 6.0 9.0			All inputs 0 DC	_	2.8	4.2	mA
V _{DD2} All inputs 1 DC — 6.0 9.0	V_{DD1}		All inputs 1 DC	_	6.0	9.0	
	V_{DD2}		All inputs 1 DC	_	6.0	9.0	

Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T_A = 0 to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 5. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 ^{\circ}\text{C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
1 Mbps Supply	Current (All inp	uts = 500 kHz square	e wave, CI = 15 pF	on all outp	outs)	
Si8460Ax, Bx						T
V_{DD1}			_	4.7	7.1	mA
V_{DD2}			_	4.0	6.0	
Si8461Ax, Bx						
V_{DD1}			_	4.7	7.1	mA
V_{DD2}			_	4.5	6.8	
Si8462Ax, Bx						
V_{DD1}			← (7)	4.7	7.1	mA
V_{DD2}				4.3	6.5	
Si8463Ax, Bx						
V_{DD1}				4.7	7.1	mA
V_{DD2}				4.7	7.1	
	oly Current (All in	puts = 5 MHz square	wave, CI = 15 pF	on all outp	outs)	
Si8460Bx			· • ()			1
V_{DD1}			_	4.7	7.1	mA
V_{DD2}			G)	5.5	7.7	
Si8461Bx			0,5			
V_{DD1}				5.0	7.2	mA
V_{DD2}) –	5.7	8.0	
Si8462Bx						
V_{DD1}			_	5.2	7.3	mA
V_{DD2}			_	5.4	7.6	
Si8463Bx		. 0.				
V_{DD1}			_	5.5	7.7	mA
V_{DD2}			_	5.5	7.7	
Notes:						

Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to $T_A = 0$ to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 5. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 ^{\circ}\text{C}$; applies to narrow-body SOIC package)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)							
Si8460Bx		[
V_{DD1}		I	_	4.8	7.2	mA	
V _{DD2}				15.8	19.8		
Si8461Bx		I		6.7	0.4	^	
$egin{array}{c} V_{DD1} \ V_{DD2} \end{array}$		l		6.7 14.2	8.4 17.8	mA	
Si8462Bx	-		-		1	+ -	
V _{DD1}		I	-0	8.7	10.9	mA	
V_{DD2}		l		12.2	15.3		
Si8463Bx							
V _{DD1}		l		10.5	13.1	mA	
V_{DD2}				10.5	13.1		
	Ti	iming Characteristi	ics				
Si846xAx							
Maximum Data Rate			0	7	1.0	Mbps	
Minimum Pulse Width				<u> </u>	250	ns	
Propagation Delay	t_{PHL}, t_{PLH}	See Figure 1		 -	35	ns	
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1		<u> </u>	25	ns	
Propagation Delay Skew ³	t _{PSK(P-P)}		_	-	40	ns	
Channel-Channel Skew	t _{PSK}		_	<u> </u>	35	ns	
Si846xBx		. 0.					
Maximum Data Rate			0	Τ —	150	Mbps	
Minimum Pulse Width			_	_	6.0	ns	
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	3.0	6.0	9.5	ns	
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1	T	1.5	2.5	ns	
Propagation Delay Skew ³	t _{PSK(P-P)}		<u> </u>	2.0	3.0	ns	
Channel-Channel Skew	t _{PSK}		<u> </u>	0.5	1.8	ns	
Notes:				.1	.4		

Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to $T_A = 0$ to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 5. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \,^{\circ}\text{C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
All Models	•			•		•
Output Rise Time	t _r	C _L = 15 pF See Figure 1	_	4.8	6.5	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	3.2	4.6	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	-	25	_	kV/µs
Start-up Time ⁴	t _{SU}		- 0	15	40	μs

Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to $T_A = 0$ to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.

Table 6. Regulatory Information*

CSA

The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

61010-1: Up to 300 V_{RMS} reinforced insulation working voltage; up to 600 V_{RMS} basic insulation working voltage.

60950-1: Up to 130 V_{RMS} reinforced insulation working voltage; up to 600 V_{RMS} basic insulation working voltage.

VDE

The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

60747-5-2: Up to 560 V_{peak} for basic insulation working voltage.

UL

The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 2500 V_{RMS} isolation voltage for basic insulation.

*Note: Regulatory Certifications apply to 2.5 kV_{RMS} rated devices which are production tested to 3.0 kV_{RMS} for 1 sec. For more information, see "5. Ordering Guide" on page 29.



Table 7. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value	Unit
Farameter	Symbol	rest Condition	NB SOIC-16	Ollit
Nominal Air Gap (Clearance) ¹	L(IO1)		3.9 min	mm
Nominal External Tracking (Creepage) ¹	L(IO2)		3.9 min	mm
Minimum Internal Gap (Internal Clearance)			0.008	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	V _{RMS}
Erosion Depth	ED	70	0.019	mm
Resistance (Input-Output) ²	R _{IO}	70	10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	2.0	pF
Input Capacitance ³	C _I		4.0	pF

Notes:

- 1. The values in this table correspond to the nominal creepage and clearance values as detailed in "6. Package Outline: 16-Pin Narrow Body SOIC". VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 package.
- 2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- 3. Measured from input pin to ground.

Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings

Parameter	Test Condition	Specification
Basic Isolation Group	Material Group	I
. 0	Rated Mains Voltages ≤ 150 V _{RMS}	I-IV
In stallation Classification	Rated Mains Voltages ≤ 300 V _{RMS}	1-111
Installation Classification	Rated Mains Voltages ≤ 400 V _{RMS}	I-II
· XO	Rated Mains Voltages ≤ 600 V _{RMS}	I-II



Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V _{IORM}		560	V peak
Input to Output Test Voltage	V _{PR}	Method b1 (V _{IORM} x 1.875 = V _{PR} , 100% Production Test, t _m = 1 sec, Partial Discharge < 5 pC)	1050	V peak
Transient Overvoltage	V _{IOTM}	t = 60 sec	4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at T _S , V _{IO} = 500 V	R _S		>10 ⁹	Ω

*Note: Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of 40/125/21.

Table 10. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Parameter	Syllibol	rest condition	IVIIII	iyp	NB SOIC-16	Oilit
Case Temperature	T _S		_	_	150	°C
Safety input, output, or supply current	I _S	θ_{JA} = 105 °C/W (NB SOIC-16), V _I = 5.5 V, T _J = 150 °C, T _A = 25 °C	_	_	215	mA
Device Power Dissipation ²	P _D		_	_	415	mW

Notes:

- 1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 2.
- 2. The Si846x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 °C, CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.



Table 11. Thermal Characteristics

Parameter	Symbol	Test Condition	Min -	Тур	Max	Unit
i arameter	Gyillboi	rest Condition		NB SOIC-16	IVIAA	Oilit
IC Junction-to-Air Thermal Resistance	$\theta_{\sf JA}$		_	105	_	°C/W




Figure 2. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



2. Functional Description

2.1. Theory of Operation

The operation of an Si846x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si846x channel is shown in Figure 3.





Figure 3. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 4 for more details.





2.2. Eye Diagram

Figure 5 illustrates an eye-diagram taken on an Si8460. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8460 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.




Figure 5. Eye Diagram



2.3. Device Operation

Device behavior during startup, normal operation, and shutdown is shown in Table 12.

Table 12. Si846x Logic Operation Table

V _I Input ^{1,2}	VDDI State ^{1,3,4}	VDDO State ^{1,3,4}	V _O Output ^{1,2}	Comments
Н	Р	Р	Н	Normal operation.
L	Р	Р	L	Normal operation.
X ⁵	UP	Р	L	Upon transition of VDDI from unpowered to powered, V_{O} returns to the same state as V_{I} in less than 1 μs .
X ⁵	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V_{O} returns to the same state as V_{I} within 1 μ s.

Notes:

- 1. VDDI and VDDO are the input and output power supplies. V_I and V_O are the respective input and output terminals.
- 2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- 3. "Powered" state (P) is defined as 2.70 V < VDD < 5.5 V.
- 4. "Unpowered" state (UP) is defined as VDD = 0 V.
- 5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.

2.4. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with $>30 \, V_{AC}$) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with $<30 \, V_{AC}$) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 6 on page 16 and Table 7 on page 17 detail the working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.) requirements before starting any design that uses a digital isolator.

The following sections detail the recommended bypass and decoupling components necessary to ensure robust overall performance and reliability for systems using the Si84xx digital isolators.

2.4.1. Supply Bypass

Digital integrated circuit components typically require 0.1 μ F (100 nF) bypass capacitors when used in electrically quiet environments. However, digital isolators are commonly used in hazardous environments with excessively noisy power supplies. To counteract these harsh conditions, it is recommended that an additional 1 μ F bypass capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is recommended that the designer add 50 to 100 Ω resistors in series with the VDD supply voltage source and 50 to 300 Ω resistors in series with the digital inputs/outputs (see Figure 6). For more details, see "3. Errata and Design Migration Guidelines" on page 27.

All components upstream or downstream of the isolator should be properly decoupled as well. If these components are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the 50 to 300 Ω resistors protect the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are exceeded). Functional operation should be restricted to the conditions specified in Table 1, "Recommended Operating Conditions," on page 4.

2.4.2. Pin Connections

No connect pins are not internally connected. They can be left floating, tied to V_{DD}, or tied to GND.

2.4.3. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 85Ω , $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in mind the recommendations described in "2.4.1. Supply Bypass" above.




Figure 6. Recommended Bypass Components for the Si84xx Digital Isolator Family



2.5. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 3, 4, and 5 for actual specification limits.





Figure 7. Si8460 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation

Figure 10. Si8460 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)







Figure 8. Si8461 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)

Figure 11. Si8461 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)






Figure 9. Si8462 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)

Figure 12. Si8462 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)






Figure 13. Si8463 Typical V_{DD1} or V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)




Figure 14. Propagation Delay vs. Temperature

