# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## Si860x Data Sheet

## Bidirectional I<sup>2</sup>C Isolators with Unidirectional Digital Channels

The Si860x series of isolators are single-package galvanic isolation solutions for I<sup>2</sup>C and SMBus serial port applications. These products are based on Silicon Labs proprietary RF isolation technology and offer shorter propagation delays, lower power consumption, smaller installed size, and more stable operation with temperature and age versus opto couplers or other digital isolators.

All devices in this family include hot-swap, bidirectional SDA and/or SCL isolation channels with open-drain, 35 mA sink capability that operate to a maximum frequency of 1.7 MHz. The 8-pin version (Si8600) supports bidirectional SDA and SCL isolation; the Si8602 supports bidirectional SDA and unidirectional SCL isolation, and the 16-pin versions (Si8605, Si8606) feature two unidirectional isolation channels to support additional system signals, such as interrupts or resets. All versions contain protection circuits to guard against data errors when an unpowered device is inserted into a powered system.

Small size, low installed cost, low power consumption, and short propagation delays make the Si860x family the optimum solution for isolating I<sup>2</sup>C and SMBus serial ports.

## Applications

- Isolated I<sup>2</sup>C, PMBus, SMBus
- · Power over Ethernet
- · Motor Control Systems
- · Hot-swap applications
- · Intelligent Power systems
- Isolated SMPS systems with PMBus interfaces

## Safety Regulatory Approvals

- UL 1577 recognized
  - Up to 5000 V<sub>RMS</sub> for 1 minute
- CSA component notice 5A approval
  - IEC 60950-1, 61010-1, 60601-1 (reinforced insulation)
- · VDE certification conformity
  - Si863xxT options certified to reinforced VDE 0884-10
  - All other options certified to IEC 60747-5-5 and reinforced 60950-1
- · CQC certification approval
  - GB4943.1

#### KEY FEATURES

- Independent, bidirectional SDA and SCL isolation channels
- Open drain outputs with 35 mA sink current
- Supports I<sup>2</sup>C clocks up to 1.7 MHz
- Unidirectional isolation channels support additional system signals (Si8605, Si8606)
- Up to 5000 VRMS isolation
- UL, CSA, VDE, CQC recognition
- 60-year life at rated working voltage
- High electromagnetic immunity
- Wide operating supply voltage
  3.0 to 5.5 V
- Wide temperature range
- -40 to +125 °C
- Transient immunity 50 kV/µs
- AEC-Q100 qualification
- RoHS-compliant packages
- SOIC-8 narrow body
- SOIC-16 wide body
- SOIC-16 narrow body

## 1. Ordering Guide

Ordering Part Number (OPN)	Number of Bi- directional I <sup>2</sup> C Channels	Max I <sup>2</sup> C Bus Speed (MHz)	Number of Unidirection- al Non-l <sup>2</sup> C Channels	Max Data Rate of Non-I <sup>2</sup> C Uni- directional Channels (Mbps)	lsolation Ratings (kVrms)	Temp Range (°C)	Package
Si8600AB-B-IS	2	1.7	0	_	2.5	-40 to 125	NB SOIC-8
Si8600AC-B-IS	2	1.7	0	—	3.75	-40 to 125	NB SOIC-8
Si8600AD-B-IS	2	1.7	0	—	5.0	-40 to 125	WB SOIC-16
Si8602AB-B-IS	1	1.7	1	10	2.5	-40 to 125	NB SOIC-8
Si8602AC-B-IS	1	1.7	1	10	3.75	-40 to 125	NB SOIC-8
Si8602AD-B-IS	1	1.7	1	10	5.0	-40 to 125	WB SOIC-16
Si8605AB-B-IS1	2	1.7	1 Forward 1 Reverse	10	2.5	-40 to 125	NB SOIC-16
Si8605AC-B-IS1	2	1.7	1 Forward 1 Reverse	10	3.75	-40 to 125	NB SOIC-16
Si8605AD-B-IS	2	1.7	1 Forward 1 Reverse	10	5.0	-40 to 125	WB SOIC-16
Si8606AC-B-IS1	2	1.7	2 Forward	10	3.75	-40 to 125	NB SOIC-16
Si8606AD-B-IS	2	1.7	2 Forward	10	5.0	-40 to 125	WB SOIC-16

## Table 1.1. Ordering Guide<sup>1, 2</sup>

## Note:

1. All packages are RoHS-compliant with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.


2. "Si" and "SI" are used interchangeably.

3. An "R" at the end of the part number denotes tape and reel packaging option.

## 2. System Overview

## 2.1 Theory of Operation

The operation of an Si86xx channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single unidirectional Si86xx channel is shown in the figure below.





A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See the following figure for more details.




Figure 2.2. Modulation Scheme

## 3. Typical Application Overview

## 3.1 I<sup>2</sup>C Background

In many applications, I<sup>2</sup>C, SMBus, and PMBus interfaces require galvanic isolation for safety or ground loop elimination. For example, Power over Ethernet (PoE) applications typically use an I<sup>2</sup>C interface for communication between the PoE power sourcing device (PSE), and the earth ground referenced system controller. Galvanic isolation is required both by standard and also as a practical matter to prevent ground loops in Ethernet connected equipment.

The physical interface consists of two wires: serial data (SDA) and serial clock (SCL). These wires are connected to open collector drivers that serve as both inputs and outputs. At first glance, it appears that SDA and SCL can be isolated simply by placing two unidirectional isolators in parallel, and in opposite directions. However, this technique creates feedback that latches the bus line low when a logic low asserted by either master or slave. This problem can be remedied by adding anti-latch circuits, but results in a larger and more expensive solution. The Si860x products offer a single-chip, anti-latch solution to the problem of isolating  $I^2C/SMB$ us applications and require no external components except the  $I^2C/SMB$ us pull-up resistors. In addition, they provide isolation to a maximum of 5.0 kV<sub>RMS</sub>, support  $I^2C$  clock stretching, and operate to a maximum  $I^2C$  bus speed of 1.7 Mbps.

## 3.2 I<sup>2</sup>C Isolator Operation

Without anti-latch protection, bidirectional I<sup>2</sup>C isolators latch when an isolator output logic low propagates back through an adjacent isolator channel creating a stable latched low condition on both sides. Anti-latch protection is typically added to one side of the isolator to avoid this condition (the "A" side for the Si8600/02/05/06).

The following examples illustrate typical circuit configurations using the Si8600/02/05/06.




Figure 3.1. Isolated Bus Overview (I<sup>2</sup>C Channels Only)

The "A side" output low ( $V_{OL}$ ) and input low ( $V_{IL}$ ) levels are designed such that the isolator  $V_{OL}$  is greater than the isolator  $V_{IL}$  to prevent the latch condition.

## 3.3 I<sup>2</sup>C Isolator Design Constraints

The table below lists the  $I^2C$  isolator design constraints.

Design Constraint	Data Sheet Values	Effect of Bus Pull-up Strength and Temperature
To prevent the latch condition, the isolator output low level must be greater than the isolator input low level.	Isolator V <sub>OL</sub> 0.7 V typical Isolator V <sub>IL</sub> 0.5 V typical Input/Output Logic Low Level Difference ΔVSDA1, ΔVSCL1 = 50 mV mini- mum	This is normally guaranteed by the isolator data sheet. However, if the pull up strength is too weak, the output low voltage will fall and can get too close to the input low logic level. These track over temperature.
The bus output low must be less than the isolator input low logic level.	Bus V <sub>OL</sub> = 0.4 V maximum Isolator V <sub>IL</sub> = 0.41 V minimum	If the pull up strength is too large, the devices on the bus might not pull the voltage below the input low range. These have opposite temperature coefficients. Worst case is hot temperature.
The isolator output low must be less than the bus input low.	Bus V <sub>IL</sub> 0.3 x V <sub>DD</sub> = 1.0 V minimum for V <sub>DD</sub> = 3.3 V Isolator V <sub>OL</sub> = 0.8 V maximum	If the pull up strength is too large, the isolator might not pull below the bus input low voltage. Si8600/02/05/06 Vol: –1.8 mV/C CMOS buffer: –0.6 mV/C This provides some temperature tracking, but worst case is cold temperature.

## Table 3.1. Design Constraints

## 3.4 I<sup>2</sup>C Isolator Design Considerations

The first step in applying an  $I^2C$  isolator is to choose which side of the bus will be connected to the isolator A side. Ideally, it should be the side which:

Is compatible with the range of bus pull up specified by the manufacturer. For example, the Si8600/02/05/06 isolators are normally used with a pull up of 0.5 mA to 3 mA.

Has the highest input low level for devices on the bus. Some devices may specify an input low of 0.9 V and other devices might require an input low of 0.3 x Vdd. Assuming a 3.3 V minimum power supply, the side with an input low of 0.3 x Vdd is the better side because this side has an input low level of 1.0 V.

Have devices on the bus that can pull down below the isolator input low level. For example, the Si860x input level is 0.41 V. As most CMOS devices can pull to within 0.4 V of GND this is generally not an issue.

Has the lowest noise. Due to the special logic levels, noise margins can be as low as 50 mV.

## 3.5 Typical Application Schematics

The figures below illustrate typical circuit configurations using the Si8600, Si8602, Si8605, and Si8606.




Figure 3.2. Typical Si8600 Application Diagram




Figure 3.3. Typical Si8602 Application Diagram




Figure 3.4. Typical Si8600 Application Diagram





Figure 3.5. Typical Si8602 Application Diagram








Figure 3.7. Typical Si8606 Application Diagram

## 4. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Figure 4.1 Device Behavior during Normal Operation on page 7, where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively. Refer to Table 4.1 Si86xx Operation Table on page 8 to determine outputs when power supply (VDD) is not present.

## 4.1 Device Startup

Outputs are held low during powerup until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs.

## 4.2 Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Both Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A unconditionally enters UVLO when AVDD falls below AVDD<sub>UVLO</sub> and exits UVLO when AVDD rises above AVDD<sub>UVLO+</sub>. Side B operates the same as Side A with respect to its BVDD supply.




Figure 4.1. Device Behavior during Normal Operation

## 4.3 Input and Output Characteristics for Non-I<sup>2</sup>C Digital Channels

The unidirectional Si86xx inputs and outputs are standard CMOS drivers/receivers. The nominal output impedance of an isolator driver channel is approximately 50  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. Table 4.1 Si86xx Operation Table on page 8 details powered and unpowered operation of the Si86xx's non-I<sup>2</sup>C digital channels.

V <sub>I</sub> Input <sup>1, 4</sup>	VDDI State1 <sup>1,2,3</sup>	VDDO State <sup>1,2,3</sup>	V <sub>O</sub> Output <sup>1, 4</sup>	Comments
н	Р	Р	н	Normal operation.
L	Р	Р	L	
X	UP	Р	L	Upon transition of VDDI from unpowered to powered, $V_O$ returns to the same state as $V_I$ in less than 1 $\mu$ s.
X	Ρ	UP	Undetermined	Upon transition of VDDO from unpowered to powered, $V_O$ returns to the same state as $V_I$ within 1 $\mu$ s.

## Table 4.1. Si86xx Operation Table

#### Note:

1. VDDI and VDDO are the input and output power supplies. V<sub>1</sub> and V<sub>0</sub> are the respective input and output terminals.

2. Powered (P) state is defined as 3.0 V < VDD < 5.5 V.

3. Unpowered (UP) state is defined as VDD = 0 V.

4. X = not applicable; H = Logic High; L = Logic Low.

5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.

6. For I<sup>2</sup>C channels, the outputs for a given side go to Hi-Z when power is lost on the opposite side.

## 4.4 Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30  $V_{AC}$ ) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30  $V_{AC}$ ) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 5.6 Regulatory Information\* on page 15 and Table 5.7 Insulation and Safety-Related Specifications on page 16 detail the working voltage and creepage/clearance capabilities of the Si86xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, 60601-1, etc.) requirements before starting any design that uses a digital isolator.

## 4.4.1 Supply Bypass

The Si860x family requires a 0.1  $\mu$ F bypass capacitor between AVDD and AGND and BVDD and BGND. The capacitor should be placed as close as possible to the package. To enhance the robustness of a design, the user may also include resistors (50–300  $\Omega$ ) in series with the inputs and outputs if the system is excessively noisy.

## 4.4.2 Output Pin Termination

The nominal output impedance of an non-l<sup>2</sup>C isolator channel is approximately 50  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

## 4.5 Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables Table 5.2 Si860x Power Characteristics<sup>1</sup> on page 10, Table 5.3 Si8600/02/05/06 Electrical Characteristics for Bidirectional I<sup>2</sup>C Channels<sup>1</sup> on page 11, Table 5.4 Electrical Characteristics for Unidirectional Non-I<sup>2</sup>C Digital Channels (Si8602/05/06) on page 12, and Table 5.5 Electrical Characteristics for All I<sup>2</sup>C and Non-I<sup>2</sup>C Channels on page 13 for actual specification limits.




Figure 4.2. I<sup>2</sup>C Side A Pulling Down (1100 Ω Pull-Up)




Figure 4.3. I<sup>2</sup>C Side A Pulling Up, Side B Following




Figure 4.4. I<sup>2</sup>C Side B Pulling Down




Figure 4.6. I<sup>2</sup>C Side B Pulling Up, Side A Following




Figure 4.5. Non I<sup>2</sup>C Channel Propagation Delay vs. Temperature

## 5. Electrical Specifications

## Table 5.1. Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Мах	Unit
Ambient Operating Temperature <sup>1</sup>	T <sub>A</sub>	-40	25	125*	°C
Supply Voltage	AVDD	3.0	_	5.5	V
	BVDD	3.0		5.5	V

Note:

1. The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

## Table 5.2. Si860x Power Characteristics<sup>1</sup>

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C (See Figure 5.2 Simplified Timing Test Diagram on page 15 and Figure 3.2 Typical Si8600 Application Diagram on page 5 for test diagrams.)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Si8600 Supply Current						
AVDD Current	Idda	All channels = 0 dc	_	5.4	7.6	mA
BVDD Current	lddb		_	4.3	6.5	mA
AVDD Current	Idda	All channels = 1 dc	_	2.6	3.9	mA
BVDD Current	Iddb		—	1.9	2.9	mA
AVDD Current	Idda	All channels = 1.7 MHz	_	3.3	5.0	mA
BVDD Current	Iddb		_	2.6	3.9	mA
Si8602 Supply Current						
AVDD Current	Idda	All channels = 0 dc	_	1.8	2.7	mA
BVDD Current	Iddb		_	1.8	2.7	mA
AVDD Current	Idda	All channels = 1 dc	_	4.7	7.1	mA
BVDD Current	Iddb		_	3.1	4.7	mA
AVDD Current	Idda	All channels = 1.7 MHz	_	2.5	3.8	mA
BVDD Current	lddb		_	2.1	3.2	mA
Si8605 Supply Current						
AVDD Current	Idda	All non-l <sup>2</sup> C channels = 0	_	3.4	5.1	mA
BVDD Current	lddb	All $I^2C$ channels = 1	_	2.7	4.1	mA
AVDD Current	Idda	All non-l <sup>2</sup> C channels = 1		7.2	10.1	mA
BVDD Current	lddb	All I <sup>2</sup> C channels = 0	_	6.2	8.7	mA
AVDD Current	Idda	All non-I <sup>2</sup> C channels = 5 MHz	_	4.2	6.3	mA
BVDD Current	Iddb	All I <sup>2</sup> C channels = 1.7 MHz	_	3.6	5.4	mA
Si8606 Supply Current		1	1	1		

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
AVDD Current	Idda	All non-l <sup>2</sup> C channels = 0	—	2.8	4.2	mA
BVDD Current	lddb	All I <sup>2</sup> C channels = 1	_	3.0	4.5	mA
AVDD Current	Idda	All non-I <sup>2</sup> C channels = 1	_	8.3	11.6	mA
BVDD Current	lddb	All I <sup>2</sup> C channels = 0	_	5.5	7.7	mA
AVDD Current	Idda	All non-I <sup>2</sup> C channels = 5 MHz	_	4.1	6.2	mA
BVDD Current	lddb	All I <sup>2</sup> C channels = 1.7 MHz	_	3.5	5.3	mA
Note: 1. All voltages are rela	ative to respective	ground.			1	1

## Table 5.3. Si8600/02/05/06 Electrical Characteristics for Bidirectional I<sup>2</sup>C Channels<sup>1</sup>

3.0 V < VDD < 5.5 V. TA = –40 to +125 °C. Typical specs at 25 °C unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Logic Levels Side A	I <sup>2</sup> CV <sub>T</sub> (Side A)	ISDAA, ISCLA	410	_	540	mV
Logic Input Threshold <sup>2</sup>	I <sup>2</sup> CV <sub>OL</sub> (Side A)	(>0.5 mA, <3.0 mA)	540	_	800	mV
Logic Low Output Voltages	I <sup>2</sup> CΔV (Side A)		50	_	-	mV
Input/Output Logic Low Level Difference <sup>3</sup>						mV
Logic Levels Side B	I <sup>2</sup> CV <sub>IL</sub> (Side B)	ISCLB = 35 mA	_	_	0.8	V
Logic Low Input Voltage	I <sup>2</sup> CV <sub>IH</sub> (Side B)		2.0	_	_	V
Logic High Input Voltage Logic Low Output Voltage	I <sup>2</sup> CV <sub>OL</sub> (Side B)		_		500	mV
SCL and SDA Logic High	Isdaa, Isdab	SDAA, SCLA = VSSA	_	2.0	10	μA
Leakage	Iscla, Isclb	SDAB, SCLB = VSSB				
Pin Capacitance SDAA, SCLA,	CA		_	10	_	pF
SDAB, SDBB	СВ		—	10	_	pF
Timing Specifications (Measure	ed at 1.40 V Unless	Otherwise Specified)				
Maximum I <sup>2</sup> C Bus Frequency	Fmax		_	_	1.7	MHz

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Propagation Delay	Tphab	No bus capacitance,	—	38	45	ns
5 V Operation	Tplab	R1 = 1400,	—	15	26	ns
Side A to Side B Rising <sup>4</sup>	Tphba	R2 = 499,	—	33	46	ns
Side A to Side B Falling <sup>4</sup>	Tplba	See Figure 5.2 Simplified	—	11	22	ns
Side B to Side A Rising	Tphab	Timing Test Diagram on page 15	—	44	55	ns
Side B to Side A Falling	Tplab	R1 = 806	_	17	29	ns
3.3 V Operation	Tphba	R2 = 499	—	30	40	ns
Side A to Side B Rising <sup>4</sup>	Tplba		_	14	27	ns
Side A to Side B Falling <sup>4</sup>						
Side B to Side A Rising						
Side B to Side A Falling						
Pulse Width Distortion	PWDAB	No bus capacitance,		22	32	ns
5 V	PWDBA	R1 = 1400,	_	21	32	ns
Side A Low to Side B Low <sup>4</sup>	PWDAB	R2 = 499,	_	27	35	ns
Side B Low to Side A Low	PWDBA	See Figure 5.2 Simplified	_	15	25	ns
3.3 V		Timing Test Diagram on page 15				
Side A Low to Side B Low <sup>4</sup>		R1 = 806,				
Side B Low to Side A Low		R2 = 499				

Note:

1. All voltages are relative to respective ground.

2.  $V_{IL}$  < 0.410 V,  $V_{IH}$  > 0.540 V.

3.  $I^2C\Delta V$  (Side A) =  $I^2CV_{OL}$  (Side A) –  $I^2CV_T$  (Side A). To ensure no latch-up on a given bus,  $I^2C\Delta V$  (Side A) is the minimum difference between the output logic low level of the driving device and the input logic threshold.

4. Side A measured at 0.6 V.

## Table 5.4. Electrical Characteristics for Unidirectional Non-I<sup>2</sup>C Digital Channels (Si8602/05/06)

3.0 V < VDD < 5.5 V. TA = –40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V <sub>HYS</sub>		0.38	0.44	0.50	V
High Level Input Voltage	V <sub>IH</sub>		2.0	_	_	V
Low Level Input Voltage	V <sub>IL</sub>		_	_	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = -4 mA	AVDD, BVDD -0.4	4.8	-	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	_	0.2	0.4	V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Leakage Current	١L		_	_	±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		_	50		Ω
Timing Characteristics						1
Maximum Data Rate			0	_	10	Mbps
Minimum Pulse Width			_	_	40	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 5.1 Propagation Delay Timing (Non-I <sup>2</sup> C Channels) on page 14	_	-	20	ns
Pulse Width Distortion  t <sub>PLH</sub> – t <sub>PHL</sub>	PWD	See Figure 5.1 Propagation Delay Timing (Non-I <sup>2</sup> C Channels) on page 14	_	-	12	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	_	20	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	_	10	ns
Output Rise Time	tr	C <sub>3</sub> = 15 pF See Figure 5.1 Propagation Delay Timing (Non-I <sup>2</sup> C Channels) on page 14 and Figure 5.2 Simplified Timing Test Diagram on page 15	_	2.5	4.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>3</sub> = 15 pF See Figure 5.1 Propagation Delay Timing (Non-I <sup>2</sup> C Channels) on page 14 and Figure 5.2 Simplified Timing Test Diagram on page 15	_	2.5	4.0	ns
Peak Eye Diagram Jitter	t <sub>JIT(PK)</sub>			350		ps

Note:

1. The nominal output impedance of a non-l<sup>2</sup>C isolator driver channel is approximately 50  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

## Table 5.5. Electrical Characteristics for All I<sup>2</sup>C and Non-I<sup>2</sup>C Channels

3.0 V < VDD < 5.5 V. TA = –40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	$V_{DD1}, V_{DD2}$ rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	$V_{DD1}, V_{DD2}$ falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDD <sub>HYS</sub>		50	70	95	mV
Common Mode Transient Immunity	СМТІ	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$ $V_{CM} = 1500 \text{ V} (\text{see Figure} 5.3 \text{ Common Mode Transi-ent Immunity Test Circuiton page 15)}$	35	50	_	kV/μs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Shut Down Time from UVLO	t <sub>SD</sub>		_	3.0		μs
Start-up Time <sup>1</sup>	tSTART		_	15	40	μs
		1		1	1	

## Note:

1. Start-up time is the time period from the application of power to valid data at the output.




Figure 5.1. Propagation Delay Timing (Non-I<sup>2</sup>C Channels)

## 5.1 Test Circuits

Figure 5.2 Simplified Timing Test Diagram on page 15 depicts the timing test diagram; Figure 5.3 Common Mode Transient Immunity Test Circuit on page 15 depicts the CMTI test diagram.




Figure 5.2. Simplified Timing Test Diagram






Table 5.6.	Regulatory	Information*
------------	------------	--------------

CSA
The Si860x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
61010-1: Up to 600 V <sub>RMS</sub> reinforced insulation working voltage; up to 600 V <sub>RMS</sub> basic insulation working voltage.
60950-1: Up to 600 V <sub>RMS</sub> reinforced insulation working voltage; up to 1000 V <sub>RMS</sub> basic insulation working voltage.
60601-1: Up to 125 V <sub>RMS</sub> reinforced insulation working voltage; up to 380 V <sub>RMS</sub> basic insulation working voltage.

#### VDE

The Si860x is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

60747-5-2: Up to 1200 V<sub>peak</sub> for basic insulation working voltage.

60950-1: Up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

## UL

The Si860x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000  $V_{\mbox{RMS}}$  isolation voltage for basic protection.

#### CQC

The Si860x is certified under GB4943.1-2011. For more details, see certificates CQC13001096110 and CQC13001096239.

Rated up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

**Note:** Regulatory Certifications apply to 2.5 kV<sub>RMS</sub> rated devices which are production tested to 3.0 kV<sub>RMS</sub> for 1 sec. Regulatory Certifications apply to 3.75 kV<sub>RMS</sub> rated devices which are production tested to 4.5 kV<sub>RMS</sub> for 1 sec. Regulatory Certifications apply to 5.0 kV<sub>RMS</sub> rated devices which are production tested to 6.0 kV<sub>RMS</sub> for 1 sec. For more information, see 1. Ordering Guide.

Parameter	Symbol	Test Condition	Value			Unit
			NB SOIC-8	NB SOIC-16	WB SOIC-16	
Nominal Air Gap (Clearance)	L(101)		4.9	4.9	8.0	mm
Nominal External Tracking (Creepage) <sup>1</sup>	L(1O2)		4.01	4.01	8.0	mm
Minimum Internal Gap			0.014	0.014	0.014	mm
(Internal Clearance)						
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	600	V <sub>RMS</sub>
Erosion Depth	ED		0.040	0.019	0.019	mm
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	1.0	2.0	2.0	pF
Input Capacitance <sup>3</sup>	CI	Non-I <sup>2</sup> C Channel	4.0	4.0	4.0	pF
		I <sup>2</sup> C Channel	10	10	10	pF

## Table 5.7. Insulation and Safety-Related Specifications

#### Note:

- VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-8 and SOIC-16 packages and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-8 and SOIC-16 packages and 7.6 mm minimum for the WB SOIC-16 package.
- 2. To determine resistance and capacitance, the Si860x, SO-16, is converted into a 2-terminal device. Pins 1–8 (1–4, SO-8) are shorted together to form the first terminal and pins 9–16 (5–8, SO-8) are shorted together to form the second terminal. The parameters are then measured between these two terminals.

3. Measured from input pin to ground.

Parameter	Test Conditions	Specif	ication
		NB SOIC-8 SOIC-16	WB SOIC-16
Basic Isolation Group	Material Group	I	I
Installation Classification	Rated Mains Voltages < 150 V <sub>RMS</sub>	I-IV	I-IV
	Rated Mains Voltages < 300 V <sub>RMS</sub>	1-111	I-IV
	Rated Mains Voltages < 400 V <sub>RMS</sub>	I-II	I-III
	Rated Mains Voltages < 600 V <sub>RMS</sub>	I-II	1-111

## Table 5.8. IEC 60664-1 (VDE 0844 Part 2) Ratings

## Table 5.9. IEC 60747-5-2 Insulation Characteristics for Si86xxxx<sup>1</sup>

Symbol Test Condition		Charac	Unit	
		WB SOIC-16	NB SOIC-8 SOIC-16	
V <sub>IORM</sub>		1200	630	Vpeak
V <sub>PR</sub>	Method b1 (V <sub>IORM</sub> x 1.875 = V <sub>PR</sub> , 100% Production Test, t <sub>m</sub> = 1 sec, Partial Discharge < 5 pC)	2250	1182	Vpeak
V <sub>IOTM</sub>	t = 60 sec	6000	6000	Vpeak
		2	2	
R <sub>S</sub>		>10 <sup>9</sup>	>10 <sup>9</sup>	Ω
	V <sub>IORM</sub> V <sub>PR</sub> V <sub>IOTM</sub>	$V_{IORM}$ Method b1 $V_{PR}$ Method b1 $(V_{IORM} \times 1.875 = V_{PR}, 100\%)$ Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	WB         WB         SOIC-16 $V_{IORM}$ 1200         1200 $V_{PR}$ Method b1         2250 $(V_{IORM} x 1.875 = V_{PR}, 100\%)$ Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	WB         NB SOIC-8         SOIC-16 $V_{IORM}$ 1200         630 $V_{PR}$ Method b1         2250         1182 $(V_{IORM} x 1.875 = V_{PR}, 100\%)$ 2250         1182 $Production Test, t_m = 1 sec,$ Partial Discharge < 5 pC)

## Note:

1. Maintenance of the safety data is ensured by protective circuits. The Si86xxxx provides a climate classification of 40/125/21.

## Table 5.10. IEC Safety Limiting Values<sup>1</sup>

Parameter	Symbol	Test Condition	NB SOIC-8	NB SOIC-16	WB SO- IC-16	Unit
Case Temperature	Τ <sub>S</sub>		150	150	150	°C
Safety Input Current	IS	θ <sub>JA</sub> = 100 °C/W (WB SOIC-16), 105 °C/W (NB SOIC-16), 140 °C/W (NB SOIC-8) AVDD, BVDD = 5.5 V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	160	210	220	mA
Device Power Dissipation <sup>2</sup>	$P_D$		220	275	275	mW

Parameter	Symbol	Test Condition	NB SOIC-8	NB SOIC-16	WB SO- IC-16	Unit	
Note:							
1. Maximum value allowed in the event of a failure. Refer to the thermal derating curve in the three figures below.							

2. The Si86xx is tested with AV<sub>DD, BVDD</sub> = 5.5 V; T<sub>J</sub> = 150 °C; C<sub>1, C2</sub> = 0.1  $\mu$ F; C<sub>3</sub> = 15 pF; R1, R2 = 3 k $\Omega$ ; input 1 MHz 50% duty cycle square wave.

#### Table 5.11. Thermal Characteristics

Parameter	Symbol	NB SOIC-8	NB SOIC-16	WB SOIC-16	Unit
IC Junction-to-Air Thermal Resistance	θ <sub>JA</sub>	140	105	100	°C/W




Figure 5.4. NB SOIC-8 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2




Figure 5.5. NB SOIC-16 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2




Figure 5.6. WB SOIC-16 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

Parameter	Symbol	Min	Мах	Unit
Storage Temperature <sup>2</sup>	T <sub>STG</sub>	-65	150	°C
Ambient Temperature Under Bias	T <sub>A</sub>	-40	125	°C
Junction Temperature	TJ	—	150	°C
Supply Voltage	V <sub>DD</sub>	-0.5	7.0	V
Input Voltage	VI	-0.5	V <sub>DD</sub> + 0.5	V
Output Voltage	Vo	-0.5	V <sub>DD</sub> + 0.5	V
Output Current Drive (non-I <sup>2</sup> C channels)	IO	—	±10	mA
Side A output current drive (I <sup>2</sup> C channels)	Io	_	±15	mA
Side B output current drive (I <sup>2</sup> C channels)	Io	—	±75	mA
Lead Solder Temperature (10 s)		_	260	°C
Maximum Isolation (Input to Output) (1 sec) NB SOIC-8, SOIC-16		_	4500	V <sub>RMS</sub>
Maximum Isolation (Input to Output) (1 sec) WB SOIC-16		_	6500	V <sub>RMS</sub>

Table 5.12. Absolute Maximum Ratings<sup>1</sup>


Note:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.

2. VDE certifies storage temperature from -40 to 150 °C.

## 6. Pin Descriptions

## 6.1 Si8600/02 SOIC-8 Package



## Table 6.1. Si8600/02 in SOIC-8 Package

Pin	Name	Description
1	AVDD	Side A power supply terminal; connect to a source of 3.0 to 5.5 V.
2	ASDA	Side A data (open drain) input or output.
3	ASCL	Side A clock input or output.
		Open drain I/O for Si8600. Standard CMOS input for Si8602.
4	AGND	Side A ground terminal.
5	BGND	Side B ground terminal.
6	BSCL	Side B clock input or output.
		Open drain I/O for Si8600. Push-pull output for Si8602.
7	BSDA	Side B data (open drain) input or output.
8	BVDD	Side B power supply terminal; connect to a source of 3.0 to 5.5 V.




Table 6.2. Si8600/02 in Narrow and Wide-Body SOIC-16 Packages

Pin	Name	Description
1	AGND	Side A Ground Terminal.
2	NC	No connection.
3	AVDD	Side A power supply terminal. Connect to a source of 3.0 to 5.5 V.
4	NC	No connection.
5	ASDA	Side A data open drain input or output.
6	ASCL	Side A data open drain input or output.
7	AGND	Side A Ground Terminal.
8	NC	No connection.
9	BGND	Side B Ground Terminal.
10	NC	No connection.
11	BSCL	Side B data open drain input or output.
12	BSDA	Side B data open drain input or output.
13	NC	No connection.
14	BVDD	Side B power supply terminal. Connect to a source of 3.0 to 5.5 V.
15	NC	No connection.
16	BGND	Side B Ground Terminal.

## 6.3 Si8605/06 SOIC-16 Package



## Table 6.3. Si8605/06 in Narrow and Wide-Body SOIC-16 Packages

Pin	Name	Description
1	AVDD	Side A power supply terminal. Connect to a source of 3.0 to 5.5 V.
2	NC	No connection.
3	ASDA	Side A data (open drain) input or output.
4	ADIN/ADIN1	Side A standard CMOS digital input (non I <sup>2</sup> C).
5	ADOUT/ADIN2	Side A digital input/output (non I <sup>2</sup> C)
		Standard CMOS digital input for Si8606.
		Push-Pull output for Si8605.
6	ASCL	Side A clock input or output.
		Open drain I/O for Si8605/06.
7	NC	No connection.
8	AGND	Side A Ground Terminal.
9	BGND	Side B Ground Terminal.
10	NC	No connection.
11	BSCL	Side B clock input or output.
		Open drain I/O for Si8605/06.
12	BDIN/BDOUT2	Side B digital input/output (non I <sup>2</sup> C)
		Standard CMOS digital input for Si8605.
		Push-Pull output for Si8606.
13	BDOUT/BDOUT1	Side B digital push-pull output (non I <sup>2</sup> C).
14	BSDA	Side B data open drain input or output.
15	NC	No connection.
16	BVDD	Side B power supply terminal. Connect to a source of 3.0 to 5.5 V.

## 7. Package Outline: 16-Pin Wide Body SOIC

Figure 7.1 16-Pin Wide Body SOIC on page 23 illustrates the package details for the Si860x Digital Isolator. Table 7.1 Package Diagram Dimensions on page 23 lists the values for the dimensions shown in the illustration.




Figure 7.1. 16-Pin Wide Body SOIC

Dimension	Min	Мах
A	—	2.65
A1	0.10	0.30
A2	2.05	_
b	0.31	0.51
с	0.20	0.33
D	10.30 BSC	
E	10.30 BSC	
E1	7.50 BSC	
e	1.27 BSC	
L	0.40	1.27
h	0.25	0.75
θ	0°	8°
ааа	-	0.10
bbb	-	0.33
ccc	—	0.10
ddd	_	0.25
eee	_	0.10
fff	_	0.20

Dimension	Min	Max	
Note:			
1. All dimensions shown are in millimeters (mm) unless otherwise noted.			
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.			
3. This drawing conforms to JEDEC Outline MS-013, Variation AA.			
4. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.			