



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 1 MBPS, 2.5kVRMS DIGITAL ISOLATORS

### Features

- High-speed operation
  - DC to 1 Mbps
- No start-up initialization required
- Wide Operating Supply Voltage
  - 2.5–5.5 V
- Up to 2500 V<sub>RMS</sub> isolation
- 60-year life at rated working voltage
- High electromagnetic immunity
- Ultra low power (typical)
  - 5 V Operation
    - 1.6 mA per channel at 1 Mbps
  - 2.5 V Operation
    - 1.5 mA per channel at 1 Mbps
- Tri-state outputs with ENABLE
- Schmitt trigger inputs
- Transient Immunity 50 kV/μs
- AEC-Q100 qualification
- Wide temperature range
  - –40 to 125 °C
- RoHS-compliant packages
  - SOIC-16 wide body
  - SOIC-16 narrow body
  - SOIC-8 narrow body

### Applications

- Industrial automation systems
- Medical electronics
- Hybrid electric vehicles
- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power inverters
- Communication systems


### Safety Regulatory Approvals

- UL 1577 recognized
  - Up to 2500 V<sub>RMS</sub> for 1 minute
- CSA component notice 5A approval
  - IEC 60950-1, 61010-1
- VDE certification conformity
  - IEC 60747-5-2 (VDE0884 Part 2)
- CQC certification approval
  - GB4943.1

### Description

Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages over legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges and throughout device service life for ease of design and highly uniform performance. All device versions have Schmitt trigger inputs for high noise immunity and only require VDD bypass capacitors.

All products support Data rates up to 1 Mbps and Enable inputs which provide a single point control for enabling and disabling output drive. All products are safety certified by UL, CSA, VDE, and CQC and support withstand ratings up to 2.5 kV<sub>RMS</sub>.





---

**TABLE OF CONTENTS**


---

<b><u>Section</u></b>	<b><u>Page</u></b>
<b>1. Electrical Specifications</b> .....	<b>4</b>
<b>2. Functional Description</b> .....	<b>29</b>
2.1. Theory of Operation .....	29
<b>3. Device Operation</b> .....	<b>30</b>
3.1. Device Startup .....	32
3.2. Undervoltage Lockout .....	32
3.3. Layout Recommendations .....	33
<b>4. Pin Descriptions (Si861x/2x Narrow Body SOIC-8)</b> .....	<b>34</b>
<b>5. Pin Descriptions (Si863x)</b> .....	<b>35</b>
<b>6. Pin Descriptions (Si864x)</b> .....	<b>36</b>
<b>7. Pin Descriptions (Si8650/51/52)</b> .....	<b>37</b>
<b>8. Pin Descriptions (Si866x)</b> .....	<b>38</b>
<b>9. Ordering Guide</b> .....	<b>39</b>
<b>10. Package Outline: 16-Pin Wide Body SOIC</b> .....	<b>40</b>
<b>11. Land Pattern: 16-Pin Wide-Body SOIC</b> .....	<b>42</b>
<b>12. Package Outline: 16-Pin Narrow Body SOIC</b> .....	<b>43</b>
<b>13. Land Pattern: 16-Pin Narrow Body SOIC</b> .....	<b>45</b>
<b>14. Package Outline: 8-Pin Narrow Body SOIC</b> .....	<b>46</b>
<b>15. Land Pattern: 8-Pin Narrow Body SOIC</b> .....	<b>47</b>
<b>16. Top Markings</b> .....	<b>48</b>
16.1. Top Marking (16-Pin Wide Body SOIC) .....	48
16.2. Top Marking Explanation (16-Pin Wide Body SOIC) .....	48
16.3. Top Marking (16-Pin Narrow Body SOIC) .....	49
16.4. Top Marking Explanation (16-Pin Narrow Body SOIC) .....	49
16.5. Top Marking (8-Pin Narrow Body SOIC) .....	50
16.6. Top Marking Explanation (8-Pin Narrow Body SOIC) .....	50
<b>Document Change List</b> .....	<b>51</b>
<b>Contact Information</b> .....	<b>52</b>



## 1. Electrical Specifications

**Table 1. Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Ambient Operating Temperature*	$T_A$	-40	25	125	°C
Supply Voltage	$V_{DD1}$	2.5	—	5.5	V
	$V_{DD2}$	2.5	—	5.5	V

\*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

**Table 2. Electrical Characteristics**

( $V_{DD1} = 5 V \pm 10\%$ ,  $V_{DD2} = 5 V \pm 10\%$ ,  $T_A = -40$  to  $125$  °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
VDD Undervoltage Threshold	VDDUV+	$V_{DD1}$ , $V_{DD2}$ rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	$V_{DD1}$ , $V_{DD2}$ falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDDHYS		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT-	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	$V_{HYS}$		0.38	0.44	0.50	V
High Level Input Voltage	$V_{IH}$		2.0	—	—	V
Low Level input voltage	$V_{IL}$		—	—	0.8	V
High Level Output Voltage	$V_{OH}$	$I_{OH} = -4$ mA	$V_{DD1}, V_{DD2} - 0.4$	4.8	—	V
Low Level Output Voltage	$V_{OL}$	$I_{OL} = 4$ mA	—	0.2	0.4	V
Input Leakage Current	$I_L$		—	—	$\pm 10$	$\mu A$
Output Impedance <sup>1</sup>	$Z_O$		—	50	—	$\Omega$
Enable Input High Current	$I_{ENH}$	$V_{ENx} = V_{IH}$	—	2.0	—	$\mu A$
Enable Input Low Current	$I_{ENL}$	$V_{ENx} = V_{IL}$	—	2.0	—	$\mu A$

**Notes:**

1. The nominal output impedance of an isolator driver channel is approximately  $50 \Omega$ ,  $\pm 40\%$ , which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
2.  $t_{PSK(P-P)}$  is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
3. Start-up time is the time period from the application of power to valid data at the output.

**Table 2. Electrical Characteristics (Continued)** $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>DC Supply Current (All inputs 0 V or at Supply)</b>						
<b>Si8610Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	0.6	1.2	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	0.8	1.5	
$V_{DD1}$		$V_I = 1(Ax)$	—	1.8	2.9	
$V_{DD2}$		$V_I = 1(Ax)$	—	0.8	1.5	
<b>Si8620Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	0.8	1.4	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	1.4	2.2	
$V_{DD1}$		$V_I = 1(Ax)$	—	3.3	5.3	
$V_{DD2}$		$V_I = 1(Ax)$	—	1.4	2.2	
<b>Si8621Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.2	1.9	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	1.2	1.9	
$V_{DD1}$		$V_I = 1(Ax)$	—	2.4	3.8	
$V_{DD2}$		$V_I = 1(Ax)$	—	2.4	3.8	
<b>Si8630Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	0.9	1.6	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	1.9	3.0	
$V_{DD1}$		$V_I = 1(Ax)$	—	4.6	7.4	
$V_{DD2}$		$V_I = 1(Ax)$	—	1.9	3.0	
<b>Si8631Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.3	2.1	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	1.7	2.7	
$V_{DD1}$		$V_I = 1(Ax)$	—	3.9	5.9	
$V_{DD2}$		$V_I = 1(Ax)$	—	3.0	4.5	
<b>Si8640Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.0	1.6	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	2.4	3.8	
$V_{DD1}$		$V_I = 1(Ax)$	—	6.1	9.2	
$V_{DD2}$		$V_I = 1(Ax)$	—	2.5	4.0	
<b>Si8641Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.4	2.2	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	2.3	3.7	
$V_{DD1}$		$V_I = 1(Ax)$	—	5.2	7.8	
$V_{DD2}$		$V_I = 1(Ax)$	—	3.6	5.4	
<b>Si8642Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.8	2.9	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	1.8	2.9	
$V_{DD1}$		$V_I = 1(Ax)$	—	4.4	6.6	
$V_{DD2}$		$V_I = 1(Ax)$	—	4.4	6.6	
<b>Notes:</b>						
1. The nominal output impedance of an isolator driver channel is approximately $50 \Omega$ , $\pm 40\%$ , which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.						
2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.						
3. Start-up time is the time period from the application of power to valid data at the output.						

# Si86xx

**Table 2. Electrical Characteristics (Continued)**

( $V_{DD1} = 5 V \pm 10\%$ ,  $V_{DD2} = 5 V \pm 10\%$ ,  $T_A = -40$  to  $125$  °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8650Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.1	1.8	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	3.1	4.7	
$V_{DD1}$		$V_I = 1(Ax)$	—	7.0	9.8	
$V_{DD2}$		$V_I = 1(Ax)$	—	3.3	5.0	
<b>Si8651Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.5	2.4	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	2.7	4.1	
$V_{DD1}$		$V_I = 1(Ax)$	—	6.6	9.2	
$V_{DD2}$		$V_I = 1(Ax)$	—	4.0	6.0	
<b>Si8652Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	2.0	3.0	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	2.4	3.6	
$V_{DD1}$		$V_I = 1(Ax)$	—	5.6	7.8	
$V_{DD2}$		$V_I = 1(Ax)$	—	5.0	7.5	
<b>Si8660Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.2	1.9	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	3.5	5.3	
$V_{DD1}$		$V_I = 1(Ax)$	—	8.8	12.3	
$V_{DD2}$		$V_I = 1(Ax)$	—	3.7	5.6	
<b>Si8661Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	1.7	2.7	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	3.4	5.1	
$V_{DD1}$		$V_I = 1(Ax)$	—	7.9	11.1	
$V_{DD2}$		$V_I = 1(Ax)$	—	4.8	7.2	
<b>Si8662Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	2.2	3.3	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	3.0	4.5	
$V_{DD1}$		$V_I = 1(Ax)$	—	7.5	10.5	
$V_{DD2}$		$V_I = 1(Ax)$	—	5.6	8.4	
<b>Si8663Ax</b>						
$V_{DD1}$		$V_I = 0(Ax)$	—	2.6	3.9	mA
$V_{DD2}$		$V_I = 0(Ax)$	—	2.6	3.9	
$V_{DD1}$		$V_I = 1(Ax)$	—	6.5	9.1	
$V_{DD2}$		$V_I = 1(Ax)$	—	6.5	9.1	
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50 \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

**Table 2. Electrical Characteristics (Continued)** $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all Outputs)</b>						
<b>Si8610Ax</b> $V_{DD1}$ $V_{DD2}$			— —	1.2 0.9	2.0 1.5	mA
<b>Si8620Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.1 1.6	3.1 2.4	mA
<b>Si8621Ax</b> $V_{DD1}$ $V_{DD2}$			— —	1.9 1.9	2.9 2.9	mA
<b>Si8630Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.8 2.2	3.9 3.1	mA
<b>Si8631Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.7 2.6	3.8 3.6	mA
<b>Si8640Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.6 2.9	5.0 4.0	mA
<b>Si8641Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.4 3.3	4.8 4.6	mA
<b>Si8642Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.3 3.3	4.6 4.6	mA
<b>Si8650Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.1 3.7	5.7 5.2	mA
<b>Si8651Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.2 3.8	5.8 5.3	mA
<b>Si8652Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.0 4.0	5.6 5.6	mA
<b>Si8660Ax</b> $V_{DD1}$ $V_{DD2}$			— —	5.0 4.2	7.0 5.9	mA
<b>Si8661Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.9 4.6	6.9 6.4	mA
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50 \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						



# Si86xx

**Table 2. Electrical Characteristics (Continued)**

( $V_{DD1} = 5 V \pm 10\%$ ,  $V_{DD2} = 5 V \pm 10\%$ ,  $T_A = -40$  to  $125$  °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8662Ax</b>						
$V_{DD1}$			—	5.1	7.1	mA
$V_{DD2}$			—	4.7	6.6	
<b>Si8663Ax</b>						
$V_{DD1}$			—	4.9	6.8	mA
$V_{DD2}$			—	4.9	6.8	
<b>Timing Characteristics</b>						
<b>All Models</b>						
Maximum Data Rate			0	—	1	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	$t_{PHL}$ , $t_{PLH}$	See Figure 2	—	—	35	ns
Pulse Width Distortion $ t_{PLH} - t_{PHL} $	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew <sup>2</sup>	$t_{PSK(P-P)}$		—	—	40	ns
Channel-Channel Skew	$t_{PSK}$		—	—	35	ns
Output Rise Time	$t_r$	$C_L = 15$ pF See Figure 2	—	2.5	4.0	ns
Output Fall Time	$t_f$	$C_L = 15$ pF See Figure 2	—	2.5	4.0	ns
Peak eye diagram jitter	$t_{JIT(PK)}$	See Figure 8	—	350	—	ps
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or $0$ V $V_{CM} = 1500$ V (see Figure 3)	35	50	—	kV/ $\mu$ s
Enable to Data Valid	$t_{en1}$	See Figure 1	—	6.0	11	ns
Enable to Data Tri-State	$t_{en2}$	See Figure 1	—	8.0	12	ns
Start-up Time <sup>3</sup>	$t_{SU}$		—	15	40	$\mu$ s
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50 \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						




Figure 1. ENABLE Timing Diagram





Figure 2. Propagation Delay Timing



**Figure 3. Common-Mode Transient Immunity Test Circuit**

**Table 3. Electrical Characteristics** $(V_{DD1} = 3.3\text{ V} \pm 10\%, V_{DD2} = 3.3\text{ V} \pm 10\%, T_A = -40\text{ to }125\text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
VDD Undervoltage Threshold	VDDUV+	$V_{DD1}, V_{DD2}$ rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	$V_{DD1}, V_{DD2}$ falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDDHYS		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT-	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V <sub>HYS</sub>		0.38	0.44	0.50	V
High Level Input Voltage	V <sub>IH</sub>		2.0	—	—	V
Low Level Input Voltage	V <sub>IL</sub>		—	—	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = -4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1	—	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	I <sub>L</sub>		—	—	±10	µA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		—	50	—	Ω
Enable Input High Current	I <sub>ENH</sub>	$V_{ENx} = V_{IH}$	—	2.0	—	µA
Enable Input Low Current	I <sub>ENL</sub>	$V_{ENx} = V_{IL}$	—	2.0	—	µA
<b>DC Supply Current (All inputs 0 V or at supply)</b>						
<b>Si8610Ax</b>						
V <sub>DD1</sub>		$V_I = 0(Ax)$	—	0.6	1.2	mA
V <sub>DD2</sub>		$V_I = 0(Ax)$	—	0.8	1.5	
V <sub>DD1</sub>		$V_I = 1(Ax)$	—	1.8	2.9	
V <sub>DD2</sub>		$V_I = 1(Ax)$	—	0.8	1.5	
<b>Si8620Ax</b>						
V <sub>DD1</sub>		$V_I = 0(Ax)$	—	0.8	1.4	mA
V <sub>DD2</sub>		$V_I = 0(Ax)$	—	1.4	2.2	
V <sub>DD1</sub>		$V_I = 1(Ax)$	—	3.3	5.3	
V <sub>DD2</sub>		$V_I = 1(Ax)$	—	1.4	2.2	
<b>Si8621Ax</b>						
V <sub>DD1</sub>		$V_I = 0(Ax)$	—	1.2	1.9	mA
V <sub>DD2</sub>		$V_I = 0(Ax)$	—	1.2	1.9	
V <sub>DD1</sub>		$V_I = 1(Ax)$	—	2.4	3.8	
V <sub>DD2</sub>		$V_I = 1(Ax)$	—	2.4	3.8	
<b>Si8630Ax</b>						
V <sub>DD1</sub>		$V_I = 0(Ax)$	—	0.9	1.6	mA
V <sub>DD2</sub>		$V_I = 0(Ax)$	—	1.9	3.0	
V <sub>DD1</sub>		$V_I = 1(Ax)$	—	4.6	7.4	
V <sub>DD2</sub>		$V_I = 1(Ax)$	—	1.9	3.0	
<b>Notes:</b>						
1. The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.						
2. t <sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.						
3. Start-up time is the time period from the application of power to valid data at the output.						

# Si86xx

**Table 3. Electrical Characteristics (Continued)**

( $V_{DD1} = 3.3\text{ V} \pm 10\%$ ,  $V_{DD2} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8631Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.3	2.1	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	1.7	2.7	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	3.9	5.9	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	3.0	4.5	
<b>Si8640Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.0	1.6	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.4	3.8	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	6.1	9.2	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	2.5	4.0	
<b>Si8641Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.4	2.2	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.3	3.7	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	5.2	7.8	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	3.6	5.4	
<b>Si8642Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.8	2.9	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	1.8	2.9	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	4.4	6.6	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	4.4	6.6	
<b>Si8650Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.1	1.8	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	3.1	4.7	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	7.0	9.8	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	3.3	5.0	
<b>Si8651Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.5	2.4	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.7	4.1	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	6.6	9.2	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	4.0	6.0	
<b>Si8652Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	2.0	3.0	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.4	3.6	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	5.6	7.8	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	5.0	7.5	
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						



**Table 3. Electrical Characteristics (Continued)** $(V_{DD1} = 3.3\text{ V} \pm 10\%, V_{DD2} = 3.3\text{ V} \pm 10\%, T_A = -40\text{ to }125\text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8660Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.2	1.9	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	3.5	5.3	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	8.8	12.3	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	3.7	5.6	
<b>Si8661Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.7	2.7	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	3.4	5.1	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	7.9	11.1	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	4.8	7.2	
<b>Si8662Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	2.2	3.3	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	3.0	4.5	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	7.5	10.5	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	5.6	8.4	
<b>Si8663Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	2.6	3.9	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.6	3.9	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	6.5	9.1	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	6.5	9.1	
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

# Si86xx

**Table 3. Electrical Characteristics (Continued)**

( $V_{DD1} = 3.3\text{ V} \pm 10\%$ ,  $V_{DD2} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)</b>						
<b>Si8610Ax</b> $V_{DD1}$ $V_{DD2}$			— —	1.2 0.9	2.0 1.5	mA
<b>Si8620Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.1 1.6	3.1 2.4	mA
<b>Si8621Ax</b> $V_{DD1}$ $V_{DD2}$			— —	1.9 1.9	2.9 2.9	mA
<b>Si8630Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.8 2.2	3.9 3.1	mA
<b>Si8631Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.7 2.6	3.8 3.6	mA
<b>Si8640Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.6 2.9	5.0 4.0	mA
<b>Si8641Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.4 3.3	4.8 4.6	mA
<b>Si8642Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.3 3.3	4.6 4.6	mA
<b>Si8650Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.1 3.7	5.7 5.2	mA
<b>Si8651Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.2 3.8	5.8 5.3	mA
<b>Si8652Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.0 4.0	5.6 5.6	mA
<b>Si8660Ax</b> $V_{DD1}$ $V_{DD2}$			— —	5.0 4.2	7.0 5.9	mA
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

**Table 3. Electrical Characteristics (Continued)** $(V_{DD1} = 3.3\text{ V} \pm 10\%, V_{DD2} = 3.3\text{ V} \pm 10\%, T_A = -40\text{ to }125\text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8661Ax</b>						
$V_{DD1}$			—	4.9	6.9	mA
$V_{DD2}$			—	4.6	6.4	
<b>Si8662Ax</b>						
$V_{DD1}$			—	5.1	7.1	mA
$V_{DD2}$			—	4.7	6.6	
<b>Si8663Ax</b>						
$V_{DD1}$			—	4.9	6.8	mA
$V_{DD2}$			—	4.9	6.8	
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

**Table 3. Electrical Characteristics (Continued)**

( $V_{DD1} = 3.3\text{ V} \pm 10\%$ ,  $V_{DD2} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Timing Characteristics</b>						
<b>All Models</b>						
Maximum Data Rate			0	—	1	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	$t_{PHL}$ , $t_{PLH}$	See Figure 2	—	—	35	ns
Pulse Width Distortion $ t_{PLH} - t_{PHL} $	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew <sup>2</sup>	$t_{PSK(P-P)}$		—	—	40	ns
Channel-Channel Skew	$t_{PSK}$		—	—	35	ns
Output Rise Time	$t_r$	$C_L = 15\text{ pF}$ See Figure 2	—	2.5	4.0	ns
Output Fall Time	$t_f$	$C_L = 15\text{ pF}$ See Figure 2	—	2.5	4.0	ns
Peak eye diagram jitter	$t_{JIT(PK)}$	See Figure 8	—	350	—	ps
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V $V_{CM} = 1500\text{ V}$ (see Figure 3)	35	50	—	kV/ $\mu\text{s}$
Enable to Data Valid	$t_{en1}$	See Figure 1	—	6.0	11	ns
Enable to Data Tri-State	$t_{en2}$	See Figure 1	—	8.0	12	ns
Start-Up Time <sup>3</sup>	$t_{SU}$		—	15	40	$\mu\text{s}$
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

**Table 4. Electrical Characteristics** $(V_{DD1} = 2.5\text{ V} \pm 5\%, V_{DD2} = 2.5\text{ V} \pm 5\%, T_A = -40\text{ to }125\text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
VDD Undervoltage Threshold	VDDUV+	$V_{DD1}, V_{DD2}$ rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	$V_{DD1}, V_{DD2}$ falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDDHYS		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT-	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	$V_{HYS}$		0.38	0.44	0.50	V
High Level Input Voltage	$V_{IH}$		2.0	—	—	V
Low Level Input Voltage	$V_{IL}$		—	—	0.8	V
High Level Output Voltage	$V_{OH}$	$I_{OH} = -4\text{ mA}$	$V_{DD1}, V_{DD2} - 0.4$	2.3	—	V
Low Level Output Voltage	$V_{OL}$	$I_{OL} = 4\text{ mA}$	—	0.2	0.4	V
Input Leakage Current	$I_L$		—	—	$\pm 10$	$\mu\text{A}$
Output Impedance <sup>1</sup>	$Z_O$		—	50	—	$\Omega$
Enable Input High Current	$I_{ENH}$	$V_{ENx} = V_{IH}$	—	2.0	—	$\mu\text{A}$
Enable Input Low Current	$I_{ENL}$	$V_{ENx} = V_{IL}$	—	2.0	—	$\mu\text{A}$
<b>DC Supply Current (All inputs 0 V or at supply)</b>						
<b>Si8610Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	0.6	1.2	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	0.8	1.5	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	1.8	2.9	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	0.8	1.5	
<b>Si8620Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	0.8	1.4	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	1.4	2.2	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	3.3	5.3	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	1.4	2.2	
<b>Si8621Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.2	1.9	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	1.2	1.9	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	2.4	3.8	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	2.4	3.8	

**Notes:**

- The nominal output impedance of an isolator driver channel is approximately  $50\ \Omega$ ,  $\pm 40\%$ , which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- $t_{PSK(P-P)}$  is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- Start-up time is the time period from the application of power to valid data at the output.



# Si86xx

**Table 4. Electrical Characteristics (Continued)**

( $V_{DD1} = 2.5\text{ V} \pm 5\%$ ,  $V_{DD2} = 2.5\text{ V} \pm 5\%$ ,  $T_A = -40\text{ to }125\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8630Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	0.9	1.6	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	1.9	3.0	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	4.6	7.4	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	1.9	3.0	
<b>Si8631Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.3	2.1	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	1.7	2.7	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	3.9	5.9	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	3.0	4.5	
<b>Si8640Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.0	1.6	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.4	3.8	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	6.1	9.2	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	2.5	4.0	
<b>Si8641Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.4	2.2	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.3	3.7	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	5.2	7.8	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	3.6	5.4	
<b>Si8642Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.8	2.9	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	1.8	2.9	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	4.4	6.6	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	4.4	6.6	
<b>Si8650Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.1	1.8	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	3.1	4.7	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	7.0	9.8	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	3.3	5.0	
<b>Si8651Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.5	2.4	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.7	4.1	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	6.6	9.2	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	4.0	6.0	
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

**Table 4. Electrical Characteristics (Continued)** $(V_{DD1} = 2.5\text{ V} \pm 5\%, V_{DD2} = 2.5\text{ V} \pm 5\%, T_A = -40\text{ to }125\text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8652Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	2.0	3.0	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.4	3.6	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	5.6	7.8	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	5.0	7.5	
<b>Si8660Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.2	1.9	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	3.5	5.3	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	8.8	12.3	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	3.7	5.6	
<b>Si8661Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	1.7	2.7	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	3.4	5.1	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	7.9	11.1	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	4.8	7.2	
<b>Si8662Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	2.2	3.3	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	3.0	4.5	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	7.5	10.5	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	5.6	8.4	
<b>Si8663Ax</b>						
$V_{DD1}$		$V_I = 0(\text{Ax})$	—	2.6	3.9	mA
$V_{DD2}$		$V_I = 0(\text{Ax})$	—	2.6	3.9	
$V_{DD1}$		$V_I = 1(\text{Ax})$	—	6.5	9.1	
$V_{DD2}$		$V_I = 1(\text{Ax})$	—	6.5	9.1	
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

# Si86xx

**Table 4. Electrical Characteristics (Continued)**

( $V_{DD1} = 2.5\text{ V} \pm 5\%$ ,  $V_{DD2} = 2.5\text{ V} \pm 5\%$ ,  $T_A = -40\text{ to }125\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)</b>						
<b>Si8610Ax</b> $V_{DD1}$ $V_{DD2}$			— —	1.2 0.9	2.0 1.5	mA
<b>Si8620Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.1 1.6	3.1 2.4	mA
<b>Si8621Ax</b> $V_{DD1}$ $V_{DD2}$			— —	1.9 1.9	2.9 2.9	mA
<b>Si8630Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.8 2.2	3.9 3.1	mA
<b>Si8631Ax</b> $V_{DD1}$ $V_{DD2}$			— —	2.7 2.6	3.8 3.6	mA
<b>Si8640Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.6 2.9	5.0 4.0	mA
<b>Si8641Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.4 3.3	4.8 4.6	mA
<b>Si8642Ax</b> $V_{DD1}$ $V_{DD2}$			— —	3.3 3.3	4.6 4.6	mA
<b>Si8650Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.1 3.7	5.7 5.2	mA
<b>Si8651Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.2 3.8	5.8 5.3	mA
<b>Si8652Ax</b> $V_{DD1}$ $V_{DD2}$			— —	4.0 4.0	5.6 5.6	mA
<b>Si8660Ax</b> $V_{DD1}$ $V_{DD2}$			— —	5.0 4.2	7.0 5.9	mA
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

**Table 4. Electrical Characteristics (Continued)** $(V_{DD1} = 2.5\text{ V} \pm 5\%, V_{DD2} = 2.5\text{ V} \pm 5\%, T_A = -40\text{ to }125\text{ }^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8661Ax</b>						
$V_{DD1}$			—	4.9	6.9	mA
$V_{DD2}$			—	4.6	6.4	
<b>Si8662Ax</b>						
$V_{DD1}$			—	5.1	7.1	mA
$V_{DD2}$			—	4.7	6.6	
<b>Si8663Ax</b>						
$V_{DD1}$			—	4.9	6.8	mA
$V_{DD2}$			—	4.9	6.8	
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						

**Table 4. Electrical Characteristics (Continued)**

( $V_{DD1} = 2.5\text{ V} \pm 5\%$ ,  $V_{DD2} = 2.5\text{ V} \pm 5\%$ ,  $T_A = -40$  to  $125\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Timing Characteristics</b>						
<b>All Models</b>						
Maximum Data Rate			0	—	1	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	$t_{PHL}$ , $t_{PLH}$	See Figure 2	—	—	35	ns
Pulse Width Distortion $ t_{PLH} - t_{PHL} $	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew <sup>2</sup>	$t_{PSK(P-P)}$		—	—	40	ns
Channel-Channel Skew	$t_{PSK}$		—	—	35	ns
Output Rise Time	$t_r$	$C_L = 15\text{ pF}$ See Figure 2	—	2.5	4.0	ns
Output Fall Time	$t_f$	$C_L = 15\text{ pF}$ See Figure 2	—	2.5	4.0	ns
Peak Eye Diagram Jitter	$t_{JIT(PK)}$	See Figure 8	—	350	—	ps
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or $0\text{ V}$ $V_{CM} = 1500\text{ V}$ (see Figure 3)	35	50	—	kV/ $\mu\text{s}$
Enable to Data Valid	$t_{en1}$	See Figure 1	—	6.0	11	ns
Enable to Data Tri-State	$t_{en2}$	See Figure 1	—	8.0	12	ns
Startup Time <sup>3</sup>	$t_{SU}$		—	15	40	$\mu\text{s}$
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. The nominal output impedance of an isolator driver channel is approximately <math>50\ \Omega</math>, <math>\pm 40\%</math>, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>2. <math>t_{PSK(P-P)}</math> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> <li>3. Start-up time is the time period from the application of power to valid data at the output.</li> </ol>						



Table 5. Regulatory Information\*

<b>CSA</b>
The Si86xx is certified under CSA Component Acceptance Notice 5A, IEC61010-1 and IEC60950-1. For more details, see File 232873.
<b>VDE</b>
The Si86xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
<b>UL</b>
The Si86xx is certified under UL1577 component recognition program. For more details, see File E257455.
<b>CQC</b>
The Si86xx is certified under GB4943.1-2011. For more details, see certificates CQC13001096110 and CQC13001096239.
<b>*Note:</b> Regulatory Certifications apply to 2.5 kV <sub>RMS</sub> rated devices which are production tested to 3.0 kV <sub>RMS</sub> for 1 sec. For more information, see "8. Pin Descriptions (Si866x)" on page 38.

**Table 6. Insulation and Safety-Related Specifications**

Parameter	Symbol	Test Condition	Value			Unit
			WB SOIC-16	NB SOIC-16	NB SOIC-8	
Nominal Air Gap (Clearance) <sup>1</sup>	L(IO1)		8.0	4.9	4.9	mm
Nominal External Tracking (Creepage) <sup>1</sup>	L(IO2)		8.0	4.01	4.01	mm
Minimum Internal Gap (Internal Clearance)			0.014	0.014	0.014	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	600	V <sub>RMS</sub>
Erosion Depth	ED		0.019	0.019	0.040	mm
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	2.0	2.0	2.0	pF
Input Capacitance <sup>3</sup>	C <sub>I</sub>		4.0	4.0	4.0	pF

**Notes:**

1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 and SOIC-8 packages and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 and SOIC-8 and 7.6 mm minimum for the WB SOIC-16 package.
2. To determine resistance and capacitance, the Si86xx is converted into a 2-terminal device. Pins 1–8 (Pins 1-4 for the NB SOIC-8) are shorted together to form the first terminal and pins 9–16 (Pins 5-8 for the NB SOIC-8) are shorted together to form the second terminal. The parameters are then measured between these two terminals.
3. Measured from input pin to ground.

**Table 7. IEC 60664-1 (VDE 0844 Part 2) Ratings**

Parameter	Test Conditions	Specification	
		NB SOIC-16 NB SOIC-8	WB SOIC-16
Basic Isolation Group	Material Group	I	I
Installation Classification	Rated Mains Voltages ≤ 150 V <sub>RMS</sub>	I-IV	I-IV
	Rated Mains Voltages ≤ 300 V <sub>RMS</sub>	I-III	I-IV
	Rated Mains Voltages ≤ 400 V <sub>RMS</sub>	I-II	I-III
	Rated Mains Voltages ≤ 600 V <sub>RMS</sub>	I-II	I-III

Table 8. IEC 60747-5-2 Insulation Characteristics for Si86xxxx\*

Parameter	Symbol	Test Condition	Characteristic		Unit
			WB SOIC-16	NB SOIC-16 SOIC-8	
Maximum Working Insulation Voltage	$V_{IORM}$		1200	630	Vpeak
Input to Output Test Voltage	$V_{PR}$	Method b1 ( $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	2250	1182	
Transient Overvoltage	$V_{IOTM}$	t = 60 sec	6000	6000	Vpeak
Pollution Degree (DIN VDE 0110, Table 1)			2	2	
Insulation Resistance at $T_S$ , $V_{IO} = 500$ V	$R_S$		$>10^9$	$>10^9$	$\Omega$

\*Note: Maintenance of the safety data is ensured by protective circuits. The Si86xxxx provides a climate classification of 40/125/21.

Table 9. IEC Safety Limiting Values<sup>1</sup>

Parameter	Symbol	Test Condition	Max			Unit
			WB SOIC-16	NB SOIC-16	NB SOIC-8	
Case Temperature	$T_S$		150	150	150	°C
Safety Input, Output, or Supply Current	$I_S$	$\theta_{JA} = 100$ °C/W (WB SOIC-16), 105 °C/W (NB SOIC-16), 140 °C/W (NB SOIC-8), $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C	220	215	160	mA
Device Power Dissipation <sup>2</sup>	$P_D$		415	415	150	mW

**Notes:**

1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figures 4, 5 and 6.
2. The Si86xx is tested with  $VDD1 = VDD2 = 5.5$  V,  $T_J = 150$  °C,  $C_L = 15$  pF, input a 150 Mbps 50% duty cycle square wave.