

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Si8660/61/62/63 Data Sheet

Low Power Six-Channel Digital Isolator

Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages over legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges and throughout device service life for ease of design and highly uniform performance. All device versions have Schmitt trigger inputs for high noise immunity and only require VDD bypass capacitors.

Data rates up to 150 Mbps are supported, and all devices achieve propagation delays of less than 10 ns. Ordering options include a choice of isolation ratings (1.0, 2.5, 3.75 and 5 kV) and a selectable fail-safe operating mode to control the default output state during power loss. All products >1 kV $_{RMS}$ are safety certified by UL, CSA, VDE, and CQC, and products in wide-body packages support reinforced insulation withstanding up to 5 kV $_{RMS}$.

Automotive Grade is available for certain part numbers. These products are built using automotive-specific flows at all steps in the manufacturing process to ensure the robustness and low defectivity required for automotive applications.

Industrial Applications

- · Industrial automation systems
- · Medical electronics
- · Isolated switch mode supplies
- · Isolated ADC, DAC
- Motor control
- Power inverters
- · Communication systems

Safety Regulatory Approvals

- UL 1577 recognized
 - Up to 5000 V_{RMS} for 1 minute
- CSA component notice 5A approval
 - IEC 60950-1, 62368-1, 60601-1 (reinforced insulation)
- · VDE certification conformity
 - VDE 0884-10
 - EN60950-1 (reinforced insulation)
- · CQC certification approval
 - GB4943.1

Automotive Applications

- · On-board chargers
- · Battery management systems
- · Charging stations
- · Traction inverters
- · Hybrid Electric Vehicles
- · Battery Electric Vehicles

KEY FEATURES

- · High-speed operation
 - DC to 150 Mbps
- · No start-up initialization required
- Wide Operating Supply Voltage
 - 2.5–5.5 V
- Up to 5000 V_{RMS} isolation
- · 60-year life at rated working voltage
- · High electromagnetic immunity
- Ultra low power (typical)
 - 5 V Operation
 - 1.6 mA per channel at 1 Mbps
 - 5.5 mA per channel at 100 Mbps
 - 2.5 V Operation
 - 1.5 mA per channel at 1 Mbps
 - 3.5 mA per channel at 100 Mbps
- · Schmitt trigger inputs
- · Selectable fail-safe mode
 - Default high or low output (ordering option)
- · Precise timing (typical)
 - 10 ns propagation delay
 - · 1.5 ns pulse width distortion
 - 0.5 ns channel-channel skew
 - 2 ns propagation delay skew
 - 5 ns minimum pulse width
- Transient Immunity 50 kV/μs
- AEC-Q100 qualificationWide temperature range
 - –40 to 125 °C
- · RoHS-compliant packages
 - SOIC-16 wide body
 - · SOIC-16 narrow body
 - QSOP-16
- · Automotive-grade OPNs available
 - AIAG compliant PPAP documentation support
 - IMDS and CAMDS listing support

1. Ordering Guide

Table 1.1. Ordering Guide for Valid OPNs 1,2,3

Ordering Part Num- ber (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Max Data Rate (Mbps)	Default Output State	Isolation Rating (kV)	Temp (°C)	Package
QSOP-16 Packages							
Si8660BB-B-IU	6	0	150	Low	2.5	–40 to 125 °C	QSOP-16
Si8660EB-B-IU	6	0	150	High	2.5	–40 to 125 °C	QSOP-16
Si8661BB-B-IU	5	1	150	Low	2.5	–40 to 125 °C	QSOP-16
Si8661EB-B-IU	5	1	150	High	2.5	–40 to 125 °C	QSOP-16
Si8662BB-B-IU	4	2	150	Low	2.5	–40 to 125 °C	QSOP-16
Si8662EB-B-IU	4	2	150	High	2.5	–40 to 125 °C	QSOP-16
Si8663BB-B-IU	3	3	150	Low	2.5	–40 to 125 °C	QSOP-16
Si8663EB-B-IU	3	3	150	High	2.5	–40 to 125 °C	QSOP-16
SOIC-16 Packages				1	1		
Si8660BA-B-IS1	6	0	150	Low	1.0	–40 to 125 °C	NB SOIC-16
Si8660BB-B-IS1	6	0	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8660BC-B-IS1	6	0	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8660EC-B-IS1	6	0	150	High	3.75	–40 to 125 °C	NB SOIC-16
Si8660BD-B-IS	6	0	150	Low	5.0	–40 to 125 °C	WB SOIC-16
Si8660ED-B-IS	6	0	150	High	5.0	–40 to 125 °C	WB SOIC-16
Si8661BB-B-IS1	5	1	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8661BC-B-IS1	5	1	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8661EC-B-IS1	5	1	150	High	3.75	–40 to 125 °C	NB SOIC-16
Si8661BD-B-IS	5	1	150	Low	5.0	–40 to 125 °C	WB SOIC-16
Si8661ED-B-IS	5	1	150	High	5.0	–40 to 125 °C	WB SOIC-16
Si8661BD-B-IS2	5	1	150	Low	5.0	–40 to 125 °C	WB SOIC-16 (8 mm cree- page) ⁴
Si8662BB-B-IS1	4	2	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8662BC-B-IS1	4	2	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8662EC-B-IS1	4	2	150	High	3.75	–40 to 125 °C	NB SOIC-16
Si8662BD-B-IS	4	2	150	Low	5.0	–40 to 125 °C	WB SOIC-16
Si8662ED-B-IS	4	2	150	High	5.0	–40 to 125 °C	WB SOIC-16
Si8663BB-B-IS1	3	3	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8663BC-B-IS1	3	3	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8663EC-B-IS1	3	3	150	High	3.75	–40 to 125 °C	NB SOIC-16
Si8663BD-B-IS	3	3	150	Low	5.0	–40 to 125 °C	WB SOIC-16

Ordering Part Num- ber (OPN)	Inputs	Number of Inputs VDD2 Side	Max Data Rate (Mbps)	Default Output State	Isolation Rating (kV)	Temp (°C)	Package
Si8663ED-B-IS	3	3	150	High	5.0	–40 to 125 °C	WB SOIC-16

Notes:

- 1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.
- 2. "Si" and "SI" are used interchangeably.
- 3. An "R" at the end of the part number denotes tape and reel packaging option.
- 4. The package designated IS2 has a design that eliminates tie bars, thus allowing for extra creepage distance while maintaining standard WB SOIC-16 package dimensions and land pattern.

Automotive Grade OPNs

Automotive-grade devices are built using automotive-specific flows at all steps in the manufacturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, design, evaluation, qualification, and mass production steps.

Table 1.2. Ordering Guide for Automotive Grade OPNs^{1, 2, 4, 5}

Ordering Part Number (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Max Data Rate (Mbps)	Default Output State	Isolation rating (kV)	Temp (°C)	Package
SOIC-16 Packages							
Si8660BC-AS1	6	0	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8661BB-AS1	5	1	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8662BD-AS	4	2	150	Low	5.0	–40 to 125 °C	WB SOIC-16
Si8663BD-AS	3	3	150	Low	5.0	–40 to 125 °C	WB SOIC-16

Note:

- 1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications.
- 2. "Si" and "SI" are used interchangeably.
- 3. An "R" at the end of the part number denotes tape and reel packaging option.
- 4. Automotive-Grade devices (with an "-A" suffix) are identical in construction materials, topside marking, and electrical parameters to their Industrial-Grade (with a "-I" suffix) version counterparts. Automotive-Grade products are produced utilizing full automotive process flows and additional statistical process controls throughout the manufacturing flow. The Automotive-Grade part number is included on shipping labels.
- 5. Additional Ordering Part Numbers may be available in Automotive-Grade. Please contact your local Silicon Labs sales representative for further information.

Table of Contents

1.	Ordering Guide	. 2
2.	Functional Description	. 6
	2.1 Theory of Operation	. 6
	2.2 Eye Diagram	. 7
3.	Device Operation	. 8
	3.1 Device Startup	. 8
	3.2 Undervoltage Lockout	. 9
	3.3 Layout Recommendations	
	3.3.1 Supply Bypass	
	3.4 Fail-Safe Operating Mode	. 9
	3.5 Typical Performance Characteristics	.10
4.	Electrical Specifications	12
5.	Pin Descriptions	28
6.	Package Outline (16-Pin Wide Body SOIC)	. 29
	Land Pattern (16-Pin Wide-Body SOIC)	
	Package Outline (16-Pin Narrow Body SOIC)	
	Land Pattern (16-Pin Narrow Body SOIC)	
10	. Package Outline (16-Pin QSOP)	35
11	. Land Pattern (16-Pin QSOP)	. 37
12	2. Top Marking (16-Pin Wide Body SOIC)	. 38
13	3. Top Marking (16-Pin Narrow Body SOIC)	.39
14	. Top Marking (16-Pin QSOP)	. 40
15	i. Revision History	41

2. Functional Description

2.1 Theory of Operation

The operation of an Si866x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si866x channel is shown in the figure below.




Figure 2.1. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See the figure below for more details.




Figure 2.2. Modulation Scheme

2.2 Eye Diagram

The figure below illustrates an eye-diagram taken on an Si8660. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8660 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 350 ps peak jitter were exhibited.




Figure 2.3. Eye Diagram

3. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Figure 3.1 Device Behavior during Normal Operation on page 9, where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively. Refer to the table below to determine outputs when power supply (VDD) is not present.

Table 3.1. Si866x Logic Operation

V _I Input ^{1,2}	VDDI State ^{1,3,4}	VDDO State ^{1,3,4}	V _O Output ^{1,2}	Comments
Н	Р	Р	Н	Normal operation.
L	Р	Р	L	
X 5	UP	Р	L ⁶	Upon transition of VDDI from unpowered to powered, V_{O} returns to the same state as V_{I} in less than 1 μs .
X ⁵	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V_{O} returns to the same state as V_{I} within 1 μs .

Notes:

- 1. VDDI and VDDO are the input and output power supplies. V_I and V_O are the respective input and output terminals.
- 2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- 3. "Powered" state (P) is defined as 2.5 V < VDD < 5.5 V.
- 4. "Unpowered" state (UP) is defined as VDD = 0 V.
- 5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
- 6. See 1. Ordering Guide for details. This is the selectable fail-safe operating mode (ordering option). Some devices have default output state = H, and some have default output state = L, depending on the ordering part number (OPN). For default high devices, the data channels have pull-ups on inputs/outputs. For default low devices, the data channels have pull-downs on inputs/outputs.

3.1 Device Startup

Outputs are held low during powerup until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs.

3.2 Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Both Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A unconditionally enters UVLO when V_{DD1} falls below $V_{DD1(UVLO-)}$ and exits UVLO when V_{DD1} rises above $V_{DD1(UVLO+)}$. Side B operates the same as Side A with respect to its V_{DD2} supply.




Figure 3.1. Device Behavior during Normal Operation

3.3 Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V_{AC}) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V_{AC}) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 4.5 Regulatory Information ¹ on page 23 and Table 4.6 Insulation and Safety-Related Specifications on page 23 detail the working voltage and creepage/clearance capabilities of the Si86xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, 60601-1, etc.) requirements before starting any design that uses a digital isolator.

3.3.1 Supply Bypass

The Si866x family requires a 0.1 μ F bypass capacitor between V_{DD1} and GND1 and V_{DD2} and GND2. The capacitor should be placed as close as possible to the package. To enhance the robustness of a design, the user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy.

3.3.2 Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 50Ω , $\pm 40\%$, which is a combination of the value of the onchip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

3.4 Fail-Safe Operating Mode

Si86xx devices feature a selectable (by ordering option) mode whereby the default output state (when the input supply is unpowered) can either be a logic high or logic low when the output supply is powered. See Table 3.1 Si866x Logic Operation on page 8 and 1. Ordering Guide for more information.

3.5 Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to the electrical characteristics tables for actual specification limits.





Figure 3.2. Si8660 Typical V_{DD1} Supply Current vs. Data Rate Figure 3.3. Si8661 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation

5, 3.3, and 2.5 V Operation (15 pF Load)




30.0 25.0 20.0 Current (mA) 15.0 10.0 5.0 0.0 30 40 90 100 110 120 130 140 150 10 20 70 80 Data Rate (Mbps)

Figure 3.4. Si8662 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)

Figure 3.5. Si8660 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)

-3.3V

2.5V



5, 3.3, and 2.5 V Operation (15 pF Load)

Figure 3.6. Si8661 Typical V_{DD2} Supply Current vs. Data Rate Figure 3.7. Si8662 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)




Figure 3.8. Si8663 Typical $V_{DD1} \mbox{ or } V_{DD2} \mbox{ Supply Current vs.}$ Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)

Figure 3.9. Propagation Delay vs. Temperature

4. Electrical Specifications

Table 4.1. Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Junction Operating Temperature	TJ	_	_	150	°C
Ambient Operating Temperature ¹	T _A	-40	25	125	°C
Country Walters	V _{DD1}	2.375	_	5.5	V
Supply Voltage	V _{DD2}	2.375	_	5.5	V

Note:

Table 4.2. Electrical Characteristics

(V_{DD1} = 5 V $\pm 10\%$, V_{DD2} = 5 V $\pm 10\%$, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	V _{DD1} , V _{DD2} rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	V _{DD1} , V _{DD2} falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDD _{HYS}		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT-	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V _{HYS}		0.38	0.44	0.50	V
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = –4 mA	V _{DD1} ,V _{DD2} – 0.4	4.8	_	V
Low Level Output Voltage	V _{OL}	IoI = 4 mA	_	0.2	0.4	V
Input Leakage Current	IL		_	_	±10	μA
Output Impedance 1	Z _O		_	50	_	Ω
DC Supply Current (All Inputs 0 V	or at Supply)		,		1	
Si8660Bx, Ex						
V_{DD1}		$V_I = 0(Bx), 1(Ex)$	_	1.2	1.9	
V_{DD2}		$V_I = 0(Bx), 1(Ex)$	_	3.5	5.3	mA
V_{DD1}		$V_I = 1(Bx), 0(Ex)$	_	8.8	12.3	
V_{DD2}		$V_I = 1(Bx), 0(Ex)$	_	3.7	5.6	

^{1.} The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8661Bx, Ex						
V_{DD1}		$V_I = 0(Bx), 1(Ex)$	_	1.7	2.7	
V _{DD2}		$V_I = 0(Bx), 1(Ex)$	_	3.4	5.1	mA
V_{DD1}		$V_I = 1(Bx), 0(Ex)$	_	7.9	11.1	
V_{DD2}		$V_I = 1(Bx), 0(Ex)$	_	4.8	7.2	
Si8662Bx, Ex						
V _{DD1}		$V_I = 0(Bx), 1(Ex)$	_	2.2	3.3	
V _{DD2}		$V_I = 0(Bx), 1(Ex)$	_	3.0	4.5	mA
V _{DD1}		$V_I = 1(Bx), 0(Ex)$	_	7.5	10.5	
V _{DD2}		$V_I = 1(Bx), 0(Ex)$	_	5.6	8.4	
Si8663Bx, Ex						
V_{DD1}		$V_I = 0(Bx), 1(Ex)$	_	2.6	3.9	
V _{DD2}		$V_I = 0(Bx), 1(Ex)$	_	2.6	3.9	mA
V _{DD1}		$V_{I} = 1(Bx), 0(Ex)$	_	6.5	9.1	
V_{DD2}		$V_I = 1(Bx), 0(Ex)$	_	6.5	9.1	
1 Mbps Supply Current (All Inputs =	= 500 kHz Sc	quare Wave, CI = 15 pF on all	Outputs)			
Si8660Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V _{DD2}			_	4.2	5.9	
Si8661Bx, Ex						
V_{DD1}			_	4.9	6.9	mA
V _{DD2}			_	4.6	6.4	
Si8662Bx, Ex						
V_{DD1}			_	5.1	7.1	mA
V _{DD2}			_	4.7	6.6	
Si8663Bx, Ex						
V _{DD1}			_	4.9	6.8	mA
V _{DD2}			_	4.9	6.8	
10 Mbps Supply Current (All Inputs	= 5 MHz Sq	uare Wave, CI = 15 pF on all	Outputs)		I	
Si8660Bx, Ex						
V _{DD1}			_	5.0	7.0	mA
V _{DD2}			_	5.9	8.3	
Si8661Bx, Ex						
V _{DD1}			_	5.2	7.3	mA
V_{DD2}			_	6.1	8.5	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8662Bx, Ex						
V_{DD1}			_	5.6	7.9	mA
V_{DD2}			_	5.9	8.2	
Si8663Bx, Ex						
V_{DD1}			_	5.7	8.0	mA
V_{DD2}			_	5.7	8.0	
100 Mbps Supply Current (All Ir	nputs = 50 MHz	Square Wave, CI = 15 pF on A	All Outputs)			
Si8660Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	26.2	34.1	
Si8661Bx, Ex						
V_{DD1}			_	8.8	11.8	mA
V_{DD2}			_	23	29.8	
Si8662Bx, Ex						
V_{DD1}			_	12.8	16.6	mA
V_{DD2}			_	19.4	25.2	
Si8663Bx, Ex						
V_{DD1}			_	16.4	21.3	mA
V_{DD2}			_	16.4	21.3	
Timing Characteristics	l			I		I
Si866xBx, Ex						
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	5.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 4.1 Propagation Delay Timing on page 15	5.0	8.0	13	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 4.1 Propagation Delay Timing on page 15	_	0.2	4.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	2.0	4.5	ns
Channel-Channel Skew	t _{PSK}		_	0.4	2.5	ns
All Models				I		I
		C _L = 15 pF				
Output Rise Time	t _r	(See Figure 4.1 Propagation Delay Timing on page 15)	_	2.5	4.0	ns
		C _L = 15 pF				
Output Fall Time	t _f	(See Figure 4.1 Propagation Delay Timing on page 15)	_	2.5	4.0	ns
Peak Eye Diagram Jitter	t _{JIT(PK)}	See	_	350	_	ps

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Common Mode Transient Immunity		$V_I = V_{DD}$ or 0 V				
	CMTI	V _{CM} = 1500 V	35	50	Max — 40	kV/μs
Transient Immunity		(See Figure 4.2 Common Mode Transient Immunity Test Circuit on page 16)				Κν/μσ
Startup Time ³	t _{SU}		_	15	40	μs

- 1. The nominal output impedance of an isolator driver channel is approximately 50 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.




Figure 4.1. Propagation Delay Timing




Figure 4.2. Common Mode Transient Immunity Test Circuit

Table 4.3. Electrical Characteristics

(V_{DD1} = 3.3 V $\pm 10\%$, V_{DD2} = 3.3 V $\pm 10\%$, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	V _{DD1} , V _{DD2} rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	V _{DD1} , V _{DD2} falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDD _{HYS}		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V _{HYS}		0.38	0.44	0.50	V
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = –4 mA	V _{DD1} ,V _{DD2} – 0.4	3.1	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	IL		_	_	±10	μA
Output Impedance	Z _O		_	50	_	Ω
DC Supply Current (All Inputs 0 V	or at Supply)		•	1	1	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8660Bx, Ex						
V _{DD1}		$V_I = 0(Bx), 1(Ex)$	_	1.2	1.9	
V_{DD2}		$V_I = 0(Bx), 1(Ex)$	_	3.5	5.3	mA
V_{DD1}		$V_I = 1(Bx), 0(Ex)$	_	8.8	12.3	
V_{DD2}		$V_I = 1(Bx), 0(Ex)$	_	3.7	5.6	
Si8661Bx, Ex						
V_{DD1}		$V_I = 0(Bx), 1(Ex)$	_	1.7	2.7	
V_{DD2}		$V_I = 0(Bx), 1(Ex)$	_	3.4	5.1	mA
V_{DD1}		$V_I = 1(Bx), 0(Ex)$	_	7.9	11.1	
V_{DD2}		$V_I = 1(Bx), 0(Ex)$	_	4.8	7.2	
Si8662Bx, Ex						
V_{DD1}		$V_I = 0(Bx), 1(Ex)$	_	2.2	3.3	
V_{DD2}		$V_I = 0(Bx), 1(Ex)$	_	3.0	4.5	mA
V_{DD1}		$V_I = 1(Bx), 0(Ex)$	_	7.5	10.5	
V_{DD2}		$V_I = 1(Bx), 0(Ex)$	_	5.6	8.4	
Si8663Bx, Ex						
V _{DD1}		$V_{I} = 0(Bx), 1(Ex)$	_	2.6	3.9	
V_{DD2}		$V_I = 0(Bx), 1(Ex)$	_	2.6	3.9	mA
V_{DD1}		$V_I = 1(Bx), 0(Ex)$	_	6.5	9.1	
V_{DD2}		$V_I = 1(Bx), 0(Ex)$	_	6.5	9.1	
1 Mbps Supply Current (All Inputs =	= 500 kHz Sc	quare Wave, CI = 15 pF on All	Outputs)			
Si8660Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	4.2	5.9	
Si8661Bx, Ex						
V_{DD1}			_	4.9	6.9	mA
V_{DD2}			_	4.6	6.4	
Si8662Bx, Ex						
V_{DD1}			_	5.1	7.1	mA
V_{DD2}			_	4.7	6.6	
Si8663Bx, Ex						
V_{DD1}			_	4.9	6.8	mA
V_{DD2}			_	4.9	6.8	
10 Mbps Supply Current (All Inputs	= 5 MHz Sq	uare Wave, CI = 15 pF on All	Outputs)			

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8660Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	5.0	7.0	
Si8661Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	5.3	7.4	
Si8662Bx, Ex						
V_{DD1}			_	5.3	7.4	mA
V_{DD2}			_	5.2	7.3	
Si8663Bx, Ex						
V_{DD1}			_	5.2	7.3	mA
V_{DD2}			_	5.2	7.3	
100 Mbps Supply Current (All Inpu	its = 50 MHz	Square Wave, CI = 15 pF on <i>I</i>	All Outputs)			
Si8660Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	18.3	23.8	
Si8661Bx, Ex						
V_{DD1}			_	7.4	9.9	mA
V_{DD2}			_	16.4	21.3	
Si8662Bx, Ex						
V_{DD1}			_	10	13	mA
V_{DD2}			_	14.1	18.3	
Si8663Bx, Ex						
V_{DD1}			_	12.3	15.9	mA
V_{DD2}			_	12.3	15.9	
Timing Characteristics						
Si866xBx, Ex						
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	5.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 4.1 Propagation Delay Timing on page 15	5.0	8.0	13	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 4.1 Propagation Delay Timing on page 15	_	0.2	4.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	2.0	4.5	ns
Channel-Channel Skew	t _{PSK}		_	0.4	2.5	ns
All Models		1	1		1	1

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		C _L = 15 pF				
Output Rise Time	t _r	See Figure 4.1 Propagation Delay Timing on page 15	_	2.5	4.0	ns
		C _L = 15 pF				
Output Fall Time t _f		See Figure 4.1 Propagation Delay Timing on page 15	_	2.5	4.0	ns
Peak Eye Diagram Jitter	t _{JIT(PK)}	See Figure 2.3 Eye Diagram on page 7	_	350	_	ps
		V _I = V _{DD} or 0 V				
Common Mode Transient CMTI		V _{CM} = 1500 V (See Figure 4.2 Common Mode Transi- ent Immunity Test Circuit on page 16)	35	50	_	kV/μs
Startup Time ³	t _{SU}		_	15	40	μs

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 50 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.

Table 4.4. Electrical Characteristics

(V_{DD1} = 2.5 V \pm 5%, V_{DD2} = 2.5 V \pm 5%, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	V _{DD1} , V _{DD2} rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	V _{DD1} , V _{DD2} falling	V _{DD1} , V _{DD2} falling 1.88		2.325	V
VDD Undervoltage Hysteresis	VDD _{HYS}		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT-	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V _{HYS}		0.38	0.44	0.50	V
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = –4 mA	V _{DD1} ,V _{DD2} – 0.4	2.3	_	V
Low Level Output Voltage	V _{OL}	IoI = 4 mA	_	0.2	0.4	V
Input Leakage Current	IL		_	_	±10	μΑ
Output Impedance ¹	Z _O		_	50	_	Ω
DC Supply Current (All Inputs 0 V	or at Supply)					
Si8660Bx, Ex						
V_{DD1}		$V_1 = 0(Bx), 1(Ex)$	_	1.2	1.9	
V_{DD2}		$V_{I} = 0(Bx), 1(Ex)$	_	3.5	5.3	mA
V_{DD1}		$V_{I} = 1(Bx), 0(Ex)$	_	8.8	12.3	
V_{DD2}		$V_{I} = 1(Bx), 0(Ex)$	_	3.7	5.6	
Si8661Bx, Ex						
V_{DD1}		$V_{I} = 0(Bx), 1(Ex)$	_	1.7	2.7	
V_{DD2}		$V_I = 0(Bx), 1(Ex)$	_	3.4	5.1	mA
V_{DD1}		$V_1 = 1(Bx), 0(Ex)$	_	7.9	11.1	
V_{DD2}		$V_1 = 1(Bx), 0(Ex)$	_	4.8	7.2	
Si8662Bx, Ex						
V_{DD1}		$V_I = 0(Bx), 1(Ex)$	_	2.2	3.3	
V_{DD2}		$V_I = 0(Bx), 1(Ex)$	_	3.0	4.5	mA
V _{DD1}		$V_{I} = 1(Bx), 0(Ex)$	_	7.5	10.5	
V_{DD2}		$V_{I} = 1(Bx), 0(Ex)$	_	5.6	8.4	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8663Bx, Ex						
V_{DD1}		$V_{I} = 0(Bx), 1(Ex)$	_	2.6	3.9	
V_{DD2}		$V_{I} = 0(Bx), 1(Ex)$	_	2.6	3.9	mA
V_{DD1}		$V_{I} = 1(Bx), 0(Ex)$	_	6.5	9.1	
V_{DD2}		$V_{I} = 1(Bx), 0(Ex)$	_	6.5	9.1	
1 Mbps Supply Current (All Input	s = 500 kHz S	quare Wave, CI = 15 pF on All	Outputs)	I		
Si8660Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	4.2	5.9	
Si8661Bx, Ex						
V_{DD1}			_	4.9	6.9	mA
V_{DD2}			_	4.6	6.4	
Si8662Bx, Ex						
V_{DD1}			_	5.1	7.1	mA
V_{DD2}			_	4.7	6.6	
Si8663Bx, Ex						
V_{DD1}			_	4.9	6.8	mA
V_{DD2}			_	4.9	6.8	
10 Mbps Supply Current (All Inpu	ts = 5 MHz Sq	uare Wave, CI = 15 pF on All	Outputs)			
Si8660Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	4.6	6.4	
Si8661Bx, Ex						
V_{DD1}			_	5.0	6.9	mA
V_{DD2}			_	4.9	6.9	
Si8662Bx, Ex						
V_{DD1}			_	5.2	7.2	mA
V_{DD2}			_	4.9	6.9	
Si8663Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	5.0	7.0	
100 Mbps Supply Current (All Inp	uts = 50 MHz	Square Wave, CI = 15 pF on A	All Outputs)		·	
Si8660Bx, Ex						
V_{DD1}			_	5.0	7.0	mA
V_{DD2}			_	14.7	19.1	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8661Bx, Ex						
V _{DD1}			_	6.7	9.1	mA
V _{DD2}			_	13.4	17.4	
Si8662Bx, Ex						
V_{DD1}			_	8.7	11.3	mA
V_{DD2}			_	11.7	15.2	
Si8663Bx, Ex						
V_{DD1}			_	10.3	13.4	mA
V _{DD2}			_	10.3	13.4	
Timing Characteristics				l		
Si866xBx, Ex						
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	5.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 4.1 Propagation Delay Timing on page 15	5.0	8.0	14	ns
Pulse Width Distortion tplh - tphl	PWD	See Figure 4.1 Propagation Delay Timing on page 15	_	0.2	5.0	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	2.0	5.0	ns
Channel-Channel Skew	t _{PSK}		_	0.4	2.5	ns
All Models						
Output Rise Time	t _r	C _L = 15 pF See Figure 4.1 Propagation Delay Timing on page 15	_	2.5	4.0	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 4.1 Propagation Delay Timing on page 15	_	2.5	4.0	ns
Peak Eye Diagram Jitter	t _{JIT(PK)}	See Figure 2.3 Eye Diagram on page 7	_	350	_	ps
Common Mode Transient Immunity	СМТІ	V _I = V _{DD} or 0 V V _{CM} = 1500 V (See Figure 4.2 Common Mode Transient Immunity Test Circuit on page 16)	35	50	_	kV/µs
Startup Time ³	t _{SU}		_	15	40	μs

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 50 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.

Table 4.5. Regulatory Information ¹

CSA

The Si866x is certified under CSA Component Acceptance Notice 5A. For more details, see Master Contract Number 232873.

60950-1, 62368-1: Up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

60601-1: Up to 250 V_{RMS} working voltage and 2 MOPP (Means of Patient Protection).

VDE

The Si866x is certified according to VDE 0884-10. For more details, see certificate 40018443.

0884-10: Up to 1200 V_{peak} for basic insulation working voltage.

60950-1: Up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

UL

The Si866x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000 V_{RMS} isolation voltage for basic protection.

CQC

The Si866x is certified under GB4943.1-2011. For more details, see certificates CQC13001096110 and CQC13001096239.

Rated up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

Note:

1. Regulatory Certifications apply to 2.5 kV_{RMS} rated devices which are production tested to 3.0 kV_{RMS} for 1 sec. Regulatory Certifications apply to 3.75 kV_{RMS} rated devices which are production tested to 4.5 kV_{RMS} for 1 sec. Regulatory Certifications apply to 5.0 kV_{RMS} rated devices which are production tested to 6.0 kV_{RMS} for 1 sec. For more information, see 1. Ordering Guide.

Table 4.6. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition		Value		Unit
raiailletei	Symbol	rest condition	WB SOIC-16	NB SOIC-16	QSOP-16	Offic
Nominal External Air Gap (Clearance) ¹	CLR		8.0	4.9	3.6	mm
Nominal External Tracking (Creepage) 1	CPG		8.0	4.01	3.6	mm
Minimum Internal Gap	DTI		0.014	0.014	0.014	mm
(Internal Clearance)	DII		0.014	0.014	0.014	111111
Tracking Resistance	CTI or PTI	IEC60112	600	600	600	V _{RMS}
Erosion Depth	ED		0.019	0.019	0.031	mm
Resistance (Input-Output) ²	R _{IO}		10 ¹²	10 ¹²	10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	2.0	2.0	2.0	pF
Input Capacitance ³	C _I		4.0	4.0	4.0	pF

Parameter	Symbol	Test Condition	Value		Unit
r ai ailietei	Symbol	rest contaition	NB SOIC-16	QSOP-16	Oilit

Note:

- 1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 package and QSOP-16 packages and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance and creepage of the WB SOIC-16 package with designation "IS2" as 8 mm minimum. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC 16, 3.6 mm minimum for the QSOP-16, and 7.6 mm minimum for the WB SOIC-16 package with package designation "IS" as listed in the data sheet.
- 2. To determine resistance and capacitance, the Si86xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first termina and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- 3. Measured from input pin to ground.

Table 4.7. IEC 60664-1 Ratings

Parameter	Test Conditions		Specification	
Farameter	rest conditions	WB SOIC-16	NB SOIC-16	QSOP-16
Basic Isolation Group	Material Group	I	I	I
	Rated Mains Voltages ≤ 150 V _{RMS}	I-IV	I-IV	I-IV
Installation Classification	Rated Mains Voltages ≤ 300 V _{RMS}	I-IV	1-111	1-111
Installation Classification	Rated Mains Voltages ≤ 400 V _{RMS}	1-111	I-II	1-11
	Rated Mains Voltages < 600 V _{RMS}	1-111	1-11	1-11

Table 4.8. VDE 0884-10 Insulation Characteristics for Si86xxxx¹

Davamatav	Cymphal	Toot Condition		Characteristic		Hoit
Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-16	QSOP-16	Unit
Maximum Working Insulation Voltage	V _{IORM}		1200	630	630	Vpeak
		Method b1				
	.,	(V _{IORM} x 1.875 = VPR, 100%				
Input to Output Test Voltage	V_{PR}	Production Test, t _m = 1 sec,	2250	1182	1182	Vpeak
		Partial Discharge < 5 pC)				
Transient Overvoltage	V _{IOTM}	t = 60 sec	6000	6000	6000	Vpeak
Surge Voltage	V _{IOSM}	Tested per IEC 60065 with surge voltage of 1.2 µs/50 µs				Vpeak
		Si866xxB/C/D tested with 4000 V	3077	3077	3077	
Pollution Degree			2	0	2	
(DIN VDE 0110, Table 1)			2	2	2	
Insulation Resistance at T _S , V _{IO} = 500 V	R _S		>10 ⁹	>10 ⁹	>10 ⁹	Ω

Note:

Table 4.9. VDE 0884-10 Safety Limiting Values¹

Parameter	Symbol	Test Condition		Max		Unit
rarameter	Syllibol	rest condition	WB SOIC-16	NB SOIC-16	QSOP-16	Ollit
Case Temperature	T _S		150	150	150	°C
Safety Input, Output, or Supply Current	IS	θ _{JA} = 100 °C/W (WB SOIC-16) 105 °C/W (NB SOIC-16, QSOP-16) V _I = 5.5 V, T _J = 150 °C, T _A = 25 °C	220	215	215	mA
Device Power Dissipation ²	P _D		415	415	415	mW

Note:

- 1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 4.3 (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per VDE 0884-10 on page 26 and Figure 4.4 (NB SOIC-16, QSOP-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per VDE 0884-10 on page 26.
- 2. The Si86xx is tested with VDD1 = VDD2 = 5.5 V; T_J = 150 °C; C_L = 15 pF, input a 150 Mbps 50% duty cycle square wave.

Table 4.10. Thermal Characteristics

Parameter	Symbol	WB SOIC-16	NB SOIC-16/QSOP-16	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	100	105	°C/W

^{1.} Maintenance of the safety data is ensured by protective circuits. The Si86xxxx provides a climate classification of 40/125/21.