



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **SiI9136-3/SiI1136 HDMI Deep Color Transmitter**

## **Data Sheet**

SiI-DS-1084-D

June 2017

## Contents

Acronyms in This Document .....	6
1. General Description .....	7
1.1. Video Input .....	7
1.2. Audio Input .....	7
1.3. HDMI Output .....	7
1.4. Control Capability .....	7
1.5. Packaging .....	7
2. Product Family .....	8
3. Functional Description .....	9
3.1. Video Data Input and Conversion .....	9
3.1.1. Input Clock Multiplier/Divider .....	10
3.1.2. Video Data Capture .....	10
3.1.3. Embedded Sync Decoder .....	10
3.1.4. Data Enable Generator .....	10
3.1.5. Combiner .....	10
3.1.6. 4:2:2 to 4:4:4 Upsampler .....	10
3.1.7. RGB Range Expansion .....	10
3.1.8. Color Space Converter .....	11
3.1.9. RGB/YCbCr Range Compression .....	11
3.1.10. 4:4:4 to 4:2:2 Downsampler .....	11
3.1.11. Clipping .....	11
3.1.12. 18-to-8/10/12/16-Dither .....	11
3.2. Audio Data Capture .....	11
3.3. Framer .....	11
3.4. HDCP Encryption Engine/XOR Mask .....	11
3.5. HDCP Key ROM .....	12
3.6. TMDS Transmitter .....	12
3.7. GPIO .....	12
3.8. Hot Plug Detector .....	12
3.9. CEC Interface .....	12
3.10. DDC Master I <sup>2</sup> C Interface .....	12
3.11. Receiver Sense and Interrupt Logic .....	13
3.12. Configuration Logic and Registers .....	13
3.13. I <sup>2</sup> C Slave Interface .....	13
4. Electrical Specifications .....	14
4.1. Absolute Maximum Conditions .....	14
4.2. Normal Operating Conditions .....	14
4.2.1. I/O Specifications .....	15
4.2.2. DC Power Supply Specifications .....	16
4.3. AC Specifications .....	16
4.3.1. Video/HDMI Timing Specifications .....	16
4.3.2. Audio AC Timing Specifications .....	17
4.3.3. Video AC Timing Specifications .....	18
4.3.4. Control Signal Timing Specifications .....	18
4.3.5. CEC Timing Specifications .....	19
4.4. Timing Diagrams .....	19
4.4.1. Input Timing Diagrams .....	19
4.4.2. Reset Timing Diagrams .....	20
4.4.3. TMDS Timing Diagram .....	20
4.4.4. Audio Timing Diagrams .....	21
4.4.5. I <sup>2</sup> C Timing Diagrams .....	21
5. Pin Diagram and Descriptions .....	22

5.1.	Pin Diagram.....	22
5.2.	Pin Descriptions .....	23
5.2.1.	Video Data Input.....	23
5.2.2.	TMDS Output .....	24
5.2.3.	Audio Input .....	24
5.2.4.	DDC, CEC, Configuration, and Control .....	25
5.2.5.	Power and Ground.....	25
5.2.6.	Not Connected and Reserved .....	25
6.	Feature Information .....	26
6.1.	RGB to YCbCr Color Space Converter.....	26
6.2.	YCbCr to RGB Color Space Converter.....	26
6.3.	I <sup>2</sup> C Register Information .....	27
6.4.	I <sup>2</sup> S Audio Input .....	27
6.5.	Direct Stream Digital Input .....	27
6.6.	S/DPDIF Input .....	27
6.7.	I <sup>2</sup> S and S/DPDIF Supported MCLK Frequencies .....	27
6.8.	Audio Downsampler Limitations.....	28
6.9.	High Bitrate Audio on HDMI .....	29
6.10.	Power Domains.....	29
6.11.	Internal DDC Master .....	30
6.12.	Deep Color Support .....	30
6.13.	Source Termination .....	31
6.14.	3D and 4K Video Formats .....	31
6.15.	Control Signal Connections.....	32
6.16.	Input Data Bus Mapping .....	33
6.16.1.	Common Video Input Formats.....	33
6.16.2.	RGB and YCbCr 4:4:4 Separate Sync .....	34
6.16.3.	YC 4:2:2 Separate Sync Formats .....	36
6.16.4.	YC 4:2:2 Embedded Syncs Formats.....	38
6.16.5.	YC Mux 4:2:2 Separate Sync Formats .....	40
6.16.6.	YC Mux 4:2:2 Embedded Sync Formats .....	42
6.16.7.	RGB and YCbCr 4:4:4 Dual Edge Mode Formats .....	44
7.	Design Recommendations .....	47
7.1.	Power Supply Decoupling .....	47
7.2.	Power Supply Sequencing.....	47
7.3.	ESD Recommendations.....	47
7.4.	High-Speed TMDS Signals .....	48
7.4.1.	Layout Guidelines .....	48
7.4.2.	TMDS Output Recommendation .....	48
7.4.3.	EMI Considerations .....	48
8.	Packaging.....	49
8.1.	ePad Requirements.....	49
8.2.	PCB Layout Guidelines .....	49
8.3.	Package Dimensions .....	50
8.4.	Marking Specification .....	51
8.5.	Ordering Information.....	51
References .....		52
Standards Documents.....		52
Standards Groups .....		52
Lattice Semiconductor Documents.....		52
Technical Support .....		53
Revision History .....		54

## Figures

Figure 1.1. Typical Application for Streaming Sticks .....	7
Figure 3.1. SiI9136-3/SiI1136 Functional Block Diagram .....	9
Figure 3.2. Transmitter Video Data Processing Path .....	9
Figure 4.1. VCCTP Test Point for VCC Noise Tolerance .....	14
Figure 4.2. IDCK Clock Duty Cycle .....	19
Figure 4.3. Control and Data Single-Edge Setup and Hold Times—EDGE = 1 .....	19
Figure 4.4. Control and Data Single-Edge Setup and Hold Times—EDGE = 0 .....	19
Figure 4.5. Control and Data Dual-Edge Setup and Hold Times .....	19
Figure 4.6. VSYNC and HSYNC Delay Times Based on DE .....	20
Figure 4.7. DE HIGH and LOW Times .....	20
Figure 4.8. Conditions for Use of RESET#.....	20
Figure 4.9. RESET# Minimum Timings.....	20
Figure 4.10. Differential Transition Times .....	20
Figure 4.11. I <sup>2</sup> S Input Timings .....	21
Figure 4.12. S/PDIF Input Timings.....	21
Figure 4.13. MCLK Timings.....	21
Figure 4.14. DSD Input Timings.....	21
Figure 4.15. I <sup>2</sup> C Data Valid Delay (Driving Read Cycle Data) .....	21
Figure 5.1. Pin Diagram.....	22
Figure 6.1. High Speed Data Transmission.....	29
Figure 6.2. High Bitrate Stream Before and After Reassembly and Splitting .....	29
Figure 6.3. High Bitrate Stream After Splitting .....	29
Figure 6.4. Simplified Host I <sup>2</sup> C Interface Using Master DDC Port .....	30
Figure 6.5. Master I <sup>2</sup> C Supported Transactions .....	30
Figure 6.6. Controller Connections Schematic.....	32
Figure 6.7. 8-Bit Color Depth RGB/YCbCr/xvYCC 4:4:4 Timing .....	35
Figure 6.8. 10-Bit Color Depth RGB/YCbCr/xvYCC 4:4:4 Timing .....	35
Figure 6.9. 12-Bit Color Depth RGB/YCbCr/xvYCC 4:4:4 Timing .....	35
Figure 6.10. 8-Bit Color Depth YC 4:2:2 Timing .....	37
Figure 6.11. 10-Bit Color Depth YC 4:2:2 Timing.....	37
Figure 6.12. 12-Bit Color Depth YC 4:2:2 Timing.....	37
Figure 6.13. 8-Bit Color Depth YC 4:2:2 Embedded Sync Timing .....	39
Figure 6.14. 10-Bit Color Depth YC 4:2:2 Embedded Sync Timing .....	39
Figure 6.15. 12-Bit Color Depth YC 4:2:2 Embedded Sync Timing .....	39
Figure 6.16. 8-Bit Color Depth YC Mux 4:2:2 Timing .....	40
Figure 6.17. 10-Bit Color Depth YC Mux 4:2:2 Timing .....	41
Figure 6.18. 12-Bit Color Depth YC Mux 4:2:2 Timing .....	41
Figure 6.19. 8-Bit Color Depth YC Mux 4:2:2 Embedded Sync Timing .....	42
Figure 6.20. 10-Bit Color Depth YC Mux 4:2:2 Embedded Sync Timing .....	43
Figure 6.21. 12-Bit Color Depth YC Mux 4:2:2 Embedded Sync Timing .....	43
Figure 6.22. 8-Bit Color Depth 4:4:4 Dual Edge Timing .....	45
Figure 6.23. 10-Bit Color Depth 4:4:4 Dual Edge Timing .....	45
Figure 6.24. 12-Bit Color Depth 4:4:4 Dual Edge Timing .....	45
Figure 6.25. 16-Bit Color Depth 4:4:4 Dual Edge Timing .....	46
Figure 7.1. Decoupling and Bypass Schematic.....	47
Figure 7.2. Decoupling and Bypass Capacitor Placement .....	47
Figure 8.1. 100-Pin Package Diagram .....	50
Figure 8.2. Marking Diagram .....	51
Figure 8.3. Alternate Topside Marking .....	51

## Tables

Table 2.1. Product Selection Guide .....	8
Table 4.1. Absolute Maximum Conditions.....	14
Table 4.2. Normal Operating Conditions .....	14
Table 4.3. DC Digital I/O Specifications.....	15
Table 4.4. TMDS I/O Specifications.....	15
Table 4.5. DC Specifications.....	16
Table 4.6. Video Input AC Specifications .....	16
Table 4.7. TMDS AC Output Specifications .....	16
Table 4.8. S/DPDIF Input Port Timings .....	17
Table 4.9. I <sup>2</sup> S Input Port Timings.....	17
Table 4.10. DSD Input Port Timings .....	17
Table 4.11. Video AC Timing Specifications .....	18
Table 4.12. Control Signal Timing Specifications .....	18
Table 6.1. RGB to YCbCr Conversion Formulas .....	26
Table 6.2. YCbCr-to-RGB Conversion Formula .....	26
Table 6.3. Control of the Default I <sup>2</sup> C Addresses with the CI2CA Pin .....	27
Table 6.4. Supported MCLK Frequencies .....	28
Table 6.5. Channel Status Bits Used for Word Length .....	28
Table 6.6. Supported 3D and 4K Video Formats.....	31
Table 6.7. Video Input Formats .....	33
Table 6.8. RGB/YCbCr 4:4:4 Separate Sync Data Mapping .....	34
Table 6.9. YC 4:2:2 Separate Sync Data Mapping .....	36
Table 6.10. YC 4:2:2 Embedded Sync Data Mapping .....	38
Table 6.11. YC Mux 4:2:2 Separate Sync Data Mapping.....	40
Table 6.12. YC Mux 4:2:2 Embedded Sync Data Mapping.....	42
Table 6.13. RGB/YCbCr 4:4:4 Separate Sync Dual-Edge Data Mapping.....	44

## Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
ACPI	Advanced Configuration and Power Interface
CBUS	Control Bus
CEC	Consumer Electronics Control
CPI	CEC Programming Interface
CSC	Color Space Converters
DDC	Display Data Channel
DSC	Display Stream Compression
DVI	Digital Visual Interface
EDDC	Enhanced Display Data Channel
EDID	Extended Display Identification Data
EMI	Electromagnetic interference
ESD	Electrostatic Discharge
GPIO	General Purpose Input/Output
HDCP	High-bandwidth Digital Content Protection
HDMI	High-Definition Multimedia Interface
HDTV	High-Definition Television
HPD	Hot Plug Detect
I <sup>2</sup> C	Inter-Integrated Circuit
KSV	Key Selection Vector
MCLK	Master Clock
SPDIF	Sony/Philips Digital Interface Format
TMDS	Transition Minimized Differential Signaling
TPI	Transmitter Programming Interface
VSIF	Vendor Specific InfoFrame

# 1. General Description

The Lattice Semiconductor SiI9136-3/SiI1136 transmitter is an HDMI® Deep Color transmitter with 3D and 4K x 2K support for consumer electronics products such as set-top boxes, Blu-ray players and recorders, A/V Receivers, DVD players and recorders, personal video recorders, home theater-in-a-box systems, and home theater PCs. Figure 1.1 shows an example of system architecture using the SiI9136-3/SiI1136 device.

The SiI9136-3/SiI1136 transmitter, with the latest generation 300 MHz TMDS™ core, enables home theater devices to deliver up to 16-bit Deep Color at 1080p/30 resolutions and up to 12-bit Deep Color at 1080p/60 resolutions. On the audio side, high bitrate audio formats such as Dolby® TrueHD and DTS-HD are supported for an enhanced digital audio experience.

## 1.1. Video Input

- Supports most common standard and nonstandard video input formats
- Supports most common 3D formats
- Supports video resolutions up to 8-bit 4K (30 Hz), 12-bit 1080p (60 Hz), 12-bit 720p/1080i (120 Hz), and 16-bit 1080p (30 Hz)

## 1.2. Audio Input

- S/PDIF input supports PCM and compressed audio formats (Dolby Digital, DTS, AC-3)
- DSD input supports Super Audio CD applications (SACD)
- I<sup>2</sup>S input supports PCM, DVD-Audio input (up to 8-channel 192 kHz)
- High Bitrate audio support such as DTS HD and Dolby True HD

## 1.3. HDMI Output

- DVI, HDCP (on SiI9136-3 only), and HDMI transmitter with xvYCC extended color gamut, Deep Color up to 16-bit color, 3D, and high bitrate audio support
- 300 MHz HDMI transmitter
- Supports all mandatory and some optional 3D modes
- Preprogrammed HDCP key set (on SiI9136-3 only) simplifies the manufacturing process, lowers cost, and provides the highest level of HDCP key security

## 1.4. Control Capability

- Consumer Electronics Control (CEC) interface that incorporates an HDMI-compliant CEC I/O and the Lattice CEC Programming Interface (CPI) reduces the need for system-level control by the system microcontroller and simplifies firmware overhead
- Four General Purpose I/O (GPIO) pins
- Three dynamic power management modes as required in the Advanced Configuration and Power Interface (ACPI) Specification, according to system needs

## 1.5. Packaging

- 100-pin, 14 mm x 14 mm, 0.5 mm pitch TQFP package with ePad




Figure 1.1. Typical Application for Streaming Sticks



## 2. Product Family

Table 2.1 summarizes the differences between the SiI9136-3/SiI1136 transmitter and the SiI9134 transmitter.

**Table 2.1. Product Selection Guide**

Transmitter	SiI9134	SiI9136	SiI9136-3/SiI1136
<b>Video Input</b>			
Digital Video Input Ports	1	1	1
I/O Voltage	3.3 V	3.3 V	3.3 V
Core Voltage	1.8 V	1.2 V	1.2 V
Input Pixel Clock Multiply/Divide	0.5x, 2x, 4x	0.5x, 2x, 4x	0.5x, 2x, 4x
Maximum Pixel Input Clock Rate	165 MHz	165 MHz	300 MHz
Maximum TMDS Output Clock	225 MHz	225 MHz	300 MHz
BTA-T1004 Format Support	Yes	Yes	Yes
<b>Video Format Conversion</b>			
36-bit and 30-bit Deep Color	Yes	Yes	Yes
48-bit Deep Color	No	Yes	Yes
xvYCC	No	Yes	Yes
YCbCr → RGB CSC	Yes	Yes	Yes
RGB → YCbCr CSC	Yes	Yes	Yes
4:2:2 → 4:4:4 Upsampling	Yes	Yes	Yes
4:4:4 → 4:2:2 Decimation	Yes	Yes	Yes
16–235 → 0–255 Expansion	Yes	Yes	Yes
0–255 → 16–235 Compression	Yes	Yes	Yes
16–235/240 Clipping	Yes	Yes	Yes
<b>Audio Input</b>			
S/PDIF Input Ports	1	1	1
I <sup>2</sup> S Input Bits	4 (8-channel)	4 (8-channel)	4 (8-channel)
High Bitrate Audio Support Compressed DTS-HD and Dolby True-HD	Yes	Yes	Yes
One-bit Audio (DSD/SACD)	Yes	Yes <sup>1</sup>	Yes <sup>1</sup>
2-Channel Maximum Sample Rate	192 kHz on I <sup>2</sup> S 192 kHz on S/PDIF	192 kHz on I <sup>2</sup> S 192 kHz on S/PDIF	192 kHz on I <sup>2</sup> S 192 kHz on S/PDIF
8-Channel Maximum Sample Rate	192 kHz	192 kHz	192 kHz
Down Sampling	96 kHz to 48 kHz 192 kHz to 48 kHz	96 kHz to 48 kHz 192 kHz to 48 kHz	96 kHz to 48 kHz 192 kHz to 48 kHz
Internal MCLK Generator	No	Yes <sup>2</sup>	Yes <sup>2</sup>
<b>I<sup>2</sup>C Address Bus</b>			
Device Address Select	CI2CA Pin	CI2CA Pin	CI2CA Pin
Master DDC Bus	Yes	Yes	Yes
<b>Other</b>			
CEC Interface	No	Yes	Yes
xvYCC Gamut Data	Yes	Yes	Yes
3D Support	Yes	Yes	Yes
Programming Interface	No	Yes	Yes
HDCP Reset	Software Register	Software Register	Software Register
Package	100-pin TQFP	100-pin TQFP	100-pin TQFP

**Notes:**

1. Shared with I<sup>2</sup>S Input Interface.
2. Internal MCLK generation is ON by default.
3. HDCP Reset does not apply to the SiI1136 transmitter.

### 3. Functional Description

Figure 3.1 shows the functional diagram of the SiI9136-3/SiI1136 transmitter. Pin descriptions begin on page 23. A description of each of the blocks shown in the diagram follows the figure. The power domains are described in the Power Domains section on page 29.

**Note:** HDCP blocks do not apply to the SiI1136 transmitter.




Figure 3.1. SiI9136-3/SiI1136 Functional Block Diagram

#### 3.1. Video Data Input and Conversion

Figure 3.2 shows the video data processing stages through the transmitter. Each of the processing blocks can be bypassed by setting the appropriate register bits. The HSYNC and VSYNC input signals are required, except in embedded sync modes. The DE input signal is optional, because it can be created with the DE generator using the HSYNC and VSYNC signals.




Figure 3.2. Transmitter Video Data Processing Path

### 3.1.1. Input Clock Multiplier/Divider

The input pixel clock can be multiplied by 0.5, 2, or 4. Video input formats that use a 2x clock, such as YC Mux mode, can be transmitted across the HDMI link with a 1x clock. Similarly, 1x-to-2x, 1x-to-4x, and 2x-to-4x conversions are possible.

### 3.1.2. Video Data Capture

The bus configurations support most standardized video input formats as well as other widely used non-standard formats. Each configuration has four key attributes: data width, input mode, clock mode, and synchronization.

The video input port is a 36-bit wide bus that can be configured to any of the following data widths:

- 8-, 10-, or 12-bit input in double speed clock mode
- 12-, 15-, 18-, or 24-bit input in dual edge clock mode
- 16-, 20-, 24-, 30-, or 36-input in single speed clock mode

The input mode includes color format such as RGB, YCbCr, or xvYCC, and color sampling such as 4:4:4 or 4:2:2.

Clock mode refers to the input clock rate relative to the pixel clock rate. The SiI9136-3/SiI1136 device supports 1x mode and 2x mode, or dual edge mode. 1x mode and 2x mode means that the input clock operates at one or two times the pixel clock rate. Dual edge mode means that the input clock rate equals the pixel clock rate, but a sample is captured on both the rising edge and the falling edge of the input clock. Thus, with the Video Input configured for 24 bits with a dual edge clock, 48 bits of video data are received per clock cycle. The 24 MSBs of the video data are latched on the first clock edge, and the 24 LSBs are latched on the next clock edge. The first clock edge is programmable and can be either the rising or falling edge.

Synchronization attributes refer to how the horizontal and vertical sync signals are configured. Separate synchronization involves placing the horizontal sync, vertical sync, and data enable signals on separate input pins. Embedded synchronization combines these signals with one or more of the data inputs.

### 3.1.3. Embedded Sync Decoder

The transmitter can create DE, HSYNC, and VSYNC signals using the Start of Active Video (SAV) and End of Active Video (EAV) codes within the ITU-R BT.656-format video stream.

### 3.1.4. Data Enable Generator

The transmitter includes logic to construct a Data Enable (DE) signal from the incoming HSYNC, VSYNC, and IDCK. This signal is used to correct timing from sync extraction to conform to CEA-861D timing specifications. By programming registers, the DE signal can define the size of the active display region. This feature is particularly useful when the transmitter connects to MPEG decoders that do not provide a specific DE output signal.

### 3.1.5. Combiner

The clock, data, and sync information is combined into a complete set of signals required for TMDS encoding. From here, the signals are manipulated by the register-selected video processing blocks.

### 3.1.6. 4:2:2 to 4:4:4 Upsampler

Chrominance upsampling doubles the number of chrominance samples per line, converting 4:2:2 sampled video to 4:4:4.

### 3.1.7. RGB Range Expansion

The SiI9136-3/SiI1136 transmitter can scale the input color range from limited-range into full-range using the range expansion block. When enabled by itself, the range expansion block expands 16–235 (64–943 to 256–3775, 4096–60415 for 30/36/48-bit color depth) limited-range data into 0–255 (0–1023, 0–4095 to 0–65535 for 30/36/48-bit color depth) full-range data for each video channel. When range expansion and the YCbCr to RGB color space converter are both enabled, the input conversion range for the Cb and Cr channels is 16–240 (64–963, 256–3855 to 4096–61695 for 30/36/48-bit color depth).

### 3.1.8. Color Space Converter

Two Color Space Converters (CSCs) (YCbCr to RGB and RGB to YCbCr) are available to interface to the many video formats supplied by A/V processors and to provide full DVI backward compatibility. The CSC can be adjusted to perform standard-definition conversions (ITU.601) or high-definition conversions (ITU.709) by setting the appropriate registers.

### 3.1.9. RGB/YCbCr Range Compression

When enabled by itself, the range compression block compresses 0–255/0–1023/0–4095/0–65535 full-range data into 16–235/64–943/256–3775/4096–60415 limited-range data for each video channel. When enabled with the RGB to YCbCr converter, this block compresses to 16–240/64–963/256–3855/4096–61695 for the Cb and Cr channels. The color range scaling is linear.

### 3.1.10. 4:4:4 to 4:2:2 Downsampler

Downsampling reduces the number of chrominance samples per line by half, converting 4:4:4 sampled video to 4:2:2.

### 3.1.11. Clipping

The clipping block, when enabled, clips the values of the output video to 16–235 for RGB video or the Y channel, and to 16–240 for the Cb and Cr channels.

### 3.1.12. 18-to-8/10/12/16-Dither

The 18-to-8/10/12/16-dither block dithers internally processed, 18-bit data to 8, 10, 12, or 16 bits for output on the HDMI link. It can be bypassed to output 10/12-bit modes when supplied by the A/V processor or converted in the decimator and CSC.

## 3.2. Audio Data Capture

The audio capture block supports I<sup>2</sup>S, Direct Stream Digital, and S/PDIF audio input formats. The appropriate registers must be configured to describe the audio format provided to the SiI9136-3/SiI1136 transmitter. This information is passed over the HDMI link in the CEA-861D Audio Info (AI) packets.

## 3.3. Framer

The framer block handles the packetizing and framing of the data stream sent across the HDMI link. Audio and video data packets are inserted into the respective HDMI Video Data and Data Island periods. This block handles the correct insertion of all HDMI packet types.

## 3.4. HDCP Encryption Engine/XOR Mask

The HDCP encryption engine contains the logic necessary to encrypt the incoming audio and video data and includes support for HDCP authentication and repeater checks. The system microcontroller or microprocessor controls the encryption process by using a set sequence of register reads and writes. An algorithm uses HDCP keys and a Key Selection Vector (KSV) stored in the HDCP key ROM to calculate a number that is then applied to an XOR mask. This process encrypts the audio and video data on a pixel-by-pixel basis during each clock cycle. The HDCP encryption engine/XOR mask does **not** apply to the SiI1136 transmitter.

### 3.5. HDCP Key ROM

The SiI9136-3/SiI1136 transmitter comes preprogrammed with a set of production HDCP keys stored in an internal ROM. System manufacturers do not need to purchase key sets from the Digital-Content Protection LLC. Lattice Semiconductor handles all purchasing, programming, and security for the HDCP keys. The preprogrammed HDCP keys provide the highest level of security because there is no way to read the keys once the device is programmed. Customers must sign the HDCP license agreement ([www.digital-cp.com](http://www.digital-cp.com)) or be under a specific NDA with Lattice Semiconductor before receiving SiI9136-3/SiI1136 samples.

The SiI1136 transmitter is functionally equivalent to the SiI9136-3 except the HDCP keys are not preprogrammed and therefore does not support HDCP encryption.

### 3.6. TMDS Transmitter

The TMDS digital core performs 8-to-10-bit TMDS encoding on the data received from the HDCP XOR mask, and is then sent over three TMDS data and a TMDS clock differential lines. A resistor connected to the EXT\_SWING pin controls the swing amplitude of the TMDS signal.

### 3.7. GPIO

The SiI9136-3/SiI1136 transmitter has four General Purpose I/O pins. Each pin supports the following functions:

- Input mode: The value can be read through local I<sup>2</sup>C bus access; an interrupt can be generated on either the falling or the rising edge of the input signal.
- Output mode: The value can be set through the local I<sup>2</sup>C bus access.

### 3.8. Hot Plug Detector

When HIGH, the Hot Plug Detection signal indicates to the transmitter that the EDID of the connected receiver is readable. A HIGH voltage is at least 2.0 V, and a LOW voltage is less than 0.8 V.

### 3.9. CEC Interface

The Consumer Electronics Control (CEC) Interface block provides CEC-compliant signals between CEC devices and a CEC master. A CEC controller compatible with the Lattice Semiconductor CEC API is included on-chip. The controller has a high-level register interface accessible through the I<sup>2</sup>C interface, and can be used to send and receive CEC commands. This controller makes CEC control easy and straightforward by removing the burden of programming the host processor to perform these low-level transactions on the CEC bus. See the *CEC Programming Interface (CPI) Programmer Reference* for details on the API (see the [Lattice Semiconductor Documents](#) section on page 52). *The Programmer's Reference requires an NDA with Lattice Semiconductor.*

### 3.10. DDC Master I<sup>2</sup>C Interface

The host uses the DDC master logic to read the EDID by programming the target address, offset, and number of bytes. Upon completion, or when the DDC master FIFO becomes full, an interrupt signal is sent to the host so that the host can read data out of the FIFO.

The TPI hardware uses the DDC master logic to carry out HDCP authentication tasks. The arbitration logic arbitrates the access from host and the internal TPI hardware. See the [Internal DDC Master](#) section on page 30 for more information.

### 3.11. Receiver Sense and Interrupt Logic

The Interrupt logic of this block buffers interrupt events from different sources. Receiver Sense and Hot Plug Interrupts are also available in power down mode. The logic for handling these interrupts when all clocks are disabled is also part of this block. The INT pin provides an interrupt signal to the system microcontroller when any of the following occur:

- Monitor Detect (either from the HPD input level or from the Receiver Sense feature) changes
- VSYNC (useful for synchronizing a microcontroller to the vertical timing interval)
- Error in the audio format
- DDC FIFO status change
- HDCP authentication error.

### 3.12. Configuration Logic and Registers

This block contains the configuration registers that control the operation of the transmitter. The registers are accessed via the I<sup>2</sup>C interface. This block also contains logic for simplifying the configuration of the transmitter by automatically programming different parameters.

### 3.13. I<sup>2</sup>C Slave Interface

The controller I<sup>2</sup>C interface on the transmitter (signals CSCL and CSDA) is a slave interface with an operating frequency from 3 kHz to 400 kHz and with an input tolerance of up to 4.0 V when all device operating voltages are present. The host uses this interface to configure the transmitter by reading from and writing to appropriate registers.

## 4. Electrical Specifications

### 4.1. Absolute Maximum Conditions

Table 4.1. Absolute Maximum Conditions

Symbol	Parameter	Min	Typ	Max	Units	Note
IOVCC33	I/O Pin Supply Voltage	-0.3	—	4.0	V	2
CVCC12	Digital Core Supply Voltage	-0.5	—	1.5	V	2
AVCC	Analog Supply Voltage 1.2 V	-0.5	—	1.5	V	2
V <sub>I</sub>	Input Voltage	-0.3	—	IOVCC + 0.3	V	—
V <sub>O</sub>	Output Voltage	-0.3	—	IOVCC + 0.3	V	—
T <sub>J</sub>	Junction Temperature	—	—	125	°C	—
T <sub>STG</sub>	Storage Temperature	-65	—	150	°C	—

**Notes:**

1. Permanent device damage can occur if absolute maximum conditions are exceeded.
2. Functional operation should be restricted to the conditions described in the [Normal Operating Conditions](#) section.

### 4.2. Normal Operating Conditions

Table 4.2. Normal Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units	Note
IOVCC33	I/O Pin Supply Voltage	3.135	3.3	3.465	V	—
CVCC12	Digital Core Supply Voltage	1.14	1.2	1.26	V	—
AVCC	Analog Supply Voltage, 1.2 V	1.14	1.2	1.26	V	—
V <sub>CCN</sub>	Supply Voltage Noise Tolerance	—	—	100	mV <sub>P-P</sub>	*
T <sub>A</sub>	Ambient Temperature (with power applied)	0	25	70	°C	—
Θ <sub>ja</sub>	Thermal Resistance (Theta JA)	—	—	29.3	°C/W	—
Θ <sub>jc</sub>	Junction to case resistance (Theta JC)	—	—	12.8	°C/W	—

**\*Note:** The supply voltage noise is measured at test point VCCTP. See [Figure 4.1](#). The ferrite bead provides filtering of power supply noise. The figure is representative and applies to the IOVCC33, CVCC12, and AVCC pins.




Figure 4.1. VCCTP Test Point for VCC Noise Tolerance

### 4.2.1. I/O Specifications

Under normal operating conditions unless otherwise specified.

**Table 4.3. DC Digital I/O Specifications**

Symbol	Parameter	Signal Type	Conditions	Min	Typ	Max	Units
V <sub>IH</sub>	HIGH-level Input Voltage*	LVTTTL	—	2.0	—	5.5	V
V <sub>IL</sub>	LOW-level Input Voltage*			-0.3	—	0.8	V
V <sub>TH+</sub>	LOW to HIGH Threshold	Schmitt	RESET#, CSCL, CSDA	1.9	—	—	V
V <sub>TH-</sub>	HIGH to LOW Threshold			—	—	0.7	V
V <sub>TH+</sub>	LOW to HIGH Threshold	Schmitt	DSCL, DSDA	3.0	—	—	V
V <sub>TH-</sub>	HIGH to LOW Threshold			—	—	1.5	V
V <sub>TH+</sub>	LOW to HIGH Threshold	Schmitt	CEC_A	2.0	—	—	V
V <sub>TH-</sub>	HIGH to LOW Threshold			—	—	0.8	V
V <sub>OH</sub>	HIGH-level Output Voltage	LVTTTL	—	2.4	—	—	V
V <sub>OL</sub>	LOW-level Output Voltage			—	—	0.4	V
I <sub>OZ</sub>	High Impedance Output Leakage Current	—	@ V <sub>O</sub> = 3.3 V or 0 V	-10	—	10	μA
I <sub>OH</sub>	HIGH level Output Current	—	@ V <sub>OH</sub> {Min}	—	—	8	mA
I <sub>OL</sub>	LOW level Output Current	—	@ V <sub>OL</sub> {Max}	—	—	8	mA

\*Note: All unused input signals should be tied LOW.

**Table 4.4. TMDS I/O Specifications**

Symbol	Parameter	Signal Type	Conditions	Min	Typ	Max	Units
V <sub>OD</sub>	Differential outputs: single-ended swing amplitude*	TMDS	R <sub>LOAD</sub> = 50 Ω R <sub>EXT_SWING</sub> as defined in the <a href="#">Pin Descriptions</a> section	400	500	600	mV
V <sub>ODD</sub>	Differential outputs: differential swing amplitude	TMDS	—	800	1000	1200	mV
V <sub>DOH</sub>	Differential HIGH level output voltage	TMDS	≤ 165 MHz TMDS clock	AVCC - 10 mV	—	AVCC + 10 mV	V
			> 165 MHz TMDS clock	AVCC - 200 mV	—	AVCC + 10 mV	V
V <sub>DOL</sub>	Differential LOW level output voltage	TMDS	≤ 165 MHz TMDS clock	AVCC - 600 mV	—	AVCC - 400 mV	V
			> 165 MHz TMDS clock	AVCC - 700 mV	—	AVCC - 400 mV	V
I <sub>DOS</sub>	Differential output short circuit current	TMDS	V <sub>OUT</sub> = 0 V	—	—	5	μA

\*Note: Single-ended swing amplitude limits are defined by the HDMI Specification.



## 4.2.2. DC Power Supply Specifications

Table 4.5 shows the power consumption in the three power modes. Measurement uses Dot Moiré pattern with 8-channel I<sup>2</sup>S audio and HDCP enabled.

**Table 4.5. DC Specifications**

Symbol	Parameter	Mode	Frequency <sup>1</sup>	IOVCC33		AVCC		CVCC12		Units
				Typ	Max	Typ	Max	Typ	Max	
I <sub>PON</sub>	Power On Current	D0	74.25 MHz	1.8	1.7	10.9	12.2	36.3	40.0	mA
			148.5 MHz	3.6	3.1	18.2	20.3	68.4	75.6	mA
			225 MHz	4.7	3.8	25.4	28.3	83.9	92.9	mA
			297 MHz	3.8 <sup>2</sup>	3.2 <sup>2</sup>	33.1	37.3	94.9	105.2	mA
I <sub>PSTBY</sub>	Power Standby Current	D2	—	4.70		0.50		9.10		mA
I <sub>POFF</sub>	Power Off current	D3	—	4.70		0.50		5.10		mA

**Notes:**

1. TMDS clock frequency does not matter in D3 and D2 modes.
2. Current measurement for IOVCC33 is lower at 297 MHz since only 24-bits per pixel is used. At 225 MHz used for deep color, each pixel is 36-bits wide.

## 4.3. AC Specifications

### 4.3.1. Video/HDMI Timing Specifications

Under normal operating conditions unless otherwise specified.

**Table 4.6. Video Input AC Specifications**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Figure
T <sub>DDF</sub>	VSYNC and HSYNC Delay from DE falling edge	—	1	—	—	T <sub>CIP</sub>	Figure 4.6
T <sub>DDR</sub>	VSYNC and HSYNC Delay to DE rising edge	—	1	—	—	T <sub>CIP</sub>	Figure 4.6
T <sub>HDE</sub>	DE HIGH Time	—	—	—	8191	T <sub>CIP</sub>	Figure 4.7
T <sub>LDE</sub>	DE LOW Time	—	138*	—	—	T <sub>CIP</sub>	Figure 4.7

\*Note: T<sub>LDE</sub> minimum is defined for HDMI mode carrying 480p video with 192 kHz audio, which requires at least 138 pixel clock cycles of blanking to carry the audio packets. If only HDCP is running, the minimum DE LOW time is 58 clock cycles, according to the HDCP Specification. If neither HDCP nor audio are running, the minimum DE LOW time is 12 clock cycles for TMDS. The minimum vertical blanking time is three horizontal line times.

**Table 4.7. TMDS AC Output Specifications**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Figure
S <sub>LHT</sub>	Differential Swing LOW-to-HIGH Transition Time	REXT_SWING = 3.83 kΩ Internal Source Termination On	95.5	—	181.81	ps	Figure 4.10
S <sub>HLT</sub>	Differential Swing HIGH-to-LOW Transition Time	REXT_SWING = 3.83 kΩ Internal Source Termination On	86.5	—	172.3	ps	Figure 4.10

**Notes:**

1. These limits are defined by the HDMI Specification.
2. Refer to the [Source Termination](#) section on page 31 for information about internal source termination.

### 4.3.2. Audio AC Timing Specifications

**Table 4.8. S/PDIF Input Port Timings**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Figure	Notes
F <sub>S_SPDIF</sub>	Sample Rate	2 Channel	32	—	192	kHz	—	—
T <sub>SPCYC</sub>	S/PDIF Cycle Time	C <sub>L</sub> = 10 pF	—	—	1.0	UI	Figure 4.12	1
T <sub>SPDUTY</sub>	S/PDIF Duty Cycle	C <sub>L</sub> = 10 pF	90%	—	110%	UI	Figure 4.12	1
T <sub>MCLKCYC</sub>	MCLK Cycle Time	C <sub>L</sub> = 10 pF	13.3	—	—	ns	Figure 4.13	3
F <sub>MCLK</sub>	MCLK Frequency	C <sub>L</sub> = 10 pF	—	—	75	MHz	—	3
T <sub>MCLKDUTY</sub>	MCLK Duty Cycle	C <sub>L</sub> = 10 pF	40%	—	60%	T <sub>MCLKCYC</sub>	Figure 4.13	3
T <sub>AUDDLY</sub>	Audio Pipeline Delay	—	—	30	70	μs	—	4

**Note:** Refer to the notes for Table 4.10.

**Table 4.9. I<sup>2</sup>S Input Port Timings**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Figure	Notes
F <sub>S_I2S</sub>	Sample Rate	—	32	—	192	kHz	—	—
T <sub>SCKCYC</sub>	I <sup>2</sup> S Cycle Time	C <sub>L</sub> = 10 pF	—	—	1.0	UI	Figure 4.11	1
T <sub>SCKDUTY</sub>	I <sup>2</sup> S Duty Cycle	C <sub>L</sub> = 10 pF	90%	—	110%	UI	Figure 4.11	—
T <sub>I2SSU</sub>	I <sup>2</sup> S Setup Time	C <sub>L</sub> = 10 pF	15	—	—	ns	Figure 4.11	2
T <sub>I2SHD</sub>	I <sup>2</sup> S Hold Time	C <sub>L</sub> = 10 pF	0	—	—	ns	Figure 4.11	2

**Note:** Refer to the notes for Table 4.10.

**Table 4.10. DSD Input Port Timings**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Figure	Notes
F <sub>S_DSD</sub>	Sample Rate	—	—	44.1	88.2	kHz	—	—
T <sub>DCKCYC</sub>	DSD Cycle Time	C <sub>L</sub> = 10 pF	—	—	2.0	UI	Figure 4.14	1
T <sub>DCKDUTY</sub>	DSD Duty Cycle	C <sub>L</sub> = 10 pF	90%	—	110%	UI	Figure 4.14	1
T <sub>DSDSU</sub>	DSD Setup Time	C <sub>L</sub> = 10 pF	20	—	—	ns	Figure 4.14	—
T <sub>DSDHD</sub>	DSD Hold Time	C <sub>L</sub> = 10 pF	20	—	—	ns	Figure 4.14	—

**Notes:**

- Proportional to unit time (UI) according to sample rate. Refer to the I<sup>2</sup>S, S/PDIF, or DSD Specifications.
- Setup and hold minimum times are based on 13.388 MHz sampling, which is adapted from Figure 3 of the Philips I<sup>2</sup>S Specification.
- If a separate master clock input (MCLK) is used for time-stamping purposes, it has to be coherent with the audio input. *Coherent* means that the MCLK and audio input have been created from the same clock source. This requirement usually uses the original MCLK to strobe the audio out from the sourcing chip.
- Audio pipeline delay is measured from the transmitter input pins to the TMDS output.

### 4.3.3. Video AC Timing Specifications

Under normal operating conditions unless otherwise specified.

**Table 4.11. Video AC Timing Specifications**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Figure	Notes
T <sub>CIP</sub>	IDCK period, one pixel per clock	—	3.3	—	40	ns	Figure 4.2	1
F <sub>CIP</sub>	IDCK frequency, one pixel per clock	—	25	—	300	MHz	—	1
T <sub>CIP12</sub>	IDCK period, dual-edge clock	—	12.3	—	40	ns	Figure 4.2	2
F <sub>CIP12</sub>	IDCK frequency, dual-edge clock	—	25	—	82.5	MHz	—	2
T <sub>DUTY</sub>	IDCK duty cycle	—	45%	—	55%	T <sub>CIP</sub>	Figure 4.2	—
T <sub>JIT</sub>	Worst case IDCK clock jitter, DJ	—	—	—	0.20	T <sub>BIT</sub>	—	3, 4
	Worst case IDCK clock jitter, RJ	—	—	—	0.25	T <sub>BIT</sub>	—	
T <sub>SIDF</sub>	Setup time to IDCK falling edge	EDGE = 0	1.36	—	—	ns	Figure 4.4	5
T <sub>HIDF</sub>	Hold time to IDCK falling edge		0.45	—	—	ns		
T <sub>SIDR</sub>	Setup time to IDCK rising edge	EDGE = 1	1.57	—	—	ns	Figure 4.3	5
T <sub>HIDR</sub>	Hold time to IDCK rising edge		1.16	—	—	ns		
T <sub>SIDD</sub>	Setup time to IDCK rising or falling edge	Dual-edge clocking	1.57	—	—	ns	Figure 4.5	6
T <sub>HIDD</sub>	Hold time to IDCK rising or falling edge		1.16	—	—	ns		

**Notes:**

1. T<sub>CIP</sub> and F<sub>CIP</sub> apply in single-edge clocking modes. T<sub>CIP</sub> is the inverse of F<sub>CIP</sub> and is not a controlling specification.
2. T<sub>CIP12</sub> and F<sub>CIP12</sub> apply in dual-edge mode. T<sub>CIP12</sub> is the inverse of F<sub>CIP12</sub> and is not a controlling specification.
3. T<sub>BIT</sub> is the TMDS bit time.
4. Total jitter (TJ) is calculated from DJ (deterministic jitter), RJ (random jitter, rms) and required BER (Bit Error Rate). For BER of 1E-9, TJ = DJ + 12 • RJ = 3.2 T<sub>BIT</sub>.
5. Setup and hold time specifications apply to Data, DE, VSYNC, and HSYNC input pins, relative to IDCK input clock.
6. Setup and hold limits are not affected by the setting of the EDGE bit for 12/15/18/24-bit dual-edge clocking mode.

### 4.3.4. Control Signal Timing Specifications

Under normal operating conditions unless otherwise specified.

**Table 4.12. Control Signal Timing Specifications**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Figure	Note
T <sub>RESET</sub>	RESET# signal LOW time required for reset	—	50	—	—	μs	Figure 4.8 Figure 4.9	1, 5
T <sub>I2CDVD</sub>	SDA Data Valid Delay from SCL falling edge on READ command	CL = 400pF	—	—	700	ns	Figure 4.15	2, 6
T <sub>HDDAT</sub>	I <sup>2</sup> C data hold time	0–400 kHz	2.0	—	—	ns	—	3, 6
T <sub>INT</sub>	Response time for INT output pin from change in input condition (HPD, Receiver Sense, VSYNC change, etc.).	RESET# = HIGH	—	—	100	μs	—	—
F <sub>SCL</sub>	Frequency on master DDC SCL signal	—	40	70	100	kHz	—	4
F <sub>CSCL</sub>	Frequency on master CSCL signal	—	40	—	400	kHz	—	—

**Notes:**


1. Reset on RESET# signal can be LOW as the supply becomes stable (shown in Figure 4.8), or pulled LOW for at least T<sub>RESET</sub> (shown in Figure 4.9).
2. All standard-mode (100 kHz) I<sup>2</sup>C timing requirements are guaranteed by design. These timings apply to the slave I<sup>2</sup>C port (pins CSDA and CSCL) and to the master I<sup>2</sup>C port (pins DSDA and DSCL).
3. This minimum hold time is required by CSCL and CSDA signals as an I<sup>2</sup>C slave. The device does not include the 300 ns internal delay required by the I<sup>2</sup>C Specification (Version 2.1, Table 5, note 2).
4. The master DDC block provides an SCL signal for the E-DDC bus. The HDMI Specification limits this to I<sup>2</sup>C Standard Mode or 100 kHz. Use of the Master DDC block does not require an active IDCK.
5. Not a Schmitt trigger.
6. Operation of I<sup>2</sup>C pins above 100 kHz is defined by LVTTL levels V<sub>IH</sub>, V<sub>IL</sub>, V<sub>OH</sub>, and V<sub>OL</sub> (see Table 4.3 on page 15). For these levels, I<sup>2</sup>C speeds up to 400 kHz are supported.

### 4.3.5. CEC Timing Specifications


See the HDMI 1.4 Specification – Supplement 1 Consumer Electronics Control (CEC).

## 4.4. Timing Diagrams

### 4.4.1. Input Timing Diagrams




**Figure 4.2. IDCK Clock Duty Cycle**




Signals may change only in the unshaded portion of the waveform, to meet both the minimum setup and minimum hold time specifications.

**Figure 4.3. Control and Data Single-Edge Setup and Hold Times—EDGE = 1**



Signals may change only in the unshaded portion of the waveform, to meet both the minimum setup and minimum hold time specifications.

**Figure 4.4. Control and Data Single-Edge Setup and Hold Times—EDGE = 0**



Signals may change only in the unshaded portion of the waveform, to meet both the minimum setup and minimum hold time specifications.

**Figure 4.5. Control and Data Dual-Edge Setup and Hold Times**




Figure 4.6. VSYNC and HSYNC Delay Times Based on DE




Figure 4.7. DE HIGH and LOW Times

### 4.4.2. Reset Timing Diagrams

VCC must be stable between its limits listed in the [Normal Operating Conditions](#) section on page 14 for  $T_{RESET}$  before RESET# goes HIGH, as shown in [Figure 4.8](#). Before accessing registers, RESET# must be pulled LOW for  $T_{RESET}$ . This can be done by holding RESET# LOW until  $T_{RESET}$  after stable power, as described above, or by pulling RESET# LOW from a HIGH state for at least  $T_{RESET}$ , as shown in [Figure 4.9](#).




Figure 4.8. Conditions for Use of RESET#




Figure 4.9. RESET# Minimum Timings

### 4.4.3. TMDS Timing Diagram




Figure 4.10. Differential Transition Times

#### 4.4.4. Audio Timing Diagrams




Figure 4.11. I<sup>2</sup>S Input Timings




Figure 4.12. S/PDIF Input Timings




Figure 4.13. MCLK Timings




Figure 4.14. DSD Input Timings

#### 4.4.5. I<sup>2</sup>C Timing Diagrams




Figure 4.15. I<sup>2</sup>C Data Valid Delay (Driving Read Cycle Data)

## 5. Pin Diagram and Descriptions

### 5.1. Pin Diagram

Figure 5.1 shows the pin diagram for the SiI9136-3/SiI1136 transmitter. A description of the pin functions begins on the next page.




Figure 5.1. Pin Diagram

## 5.2. Pin Descriptions

### 5.2.1. Video Data Input

Name	Pin	Type	Dir	Description
D0	20	LVTTL 5 V tolerant	Input	Video Data Inputs. The video data inputs can be configured to support a wide variety of input formats, including multiple RGB and YCbCr bus formats, using the VID_CONFIG registers. See the <a href="#">Common Video Input Formats</a> section on page 33 for details.
D1	19			
D2	18			
D3	17			
D4	15			
D5	14			
D6	13			
D7	11			
D8	10			
D9	9			
D10	8			
D11	7			
D12	6			
D13	4			
D14	3			
D15	2			
D16	99			
D17	98			
D18	97			
D19	96			
D20	95			
D21	94			
D22	93			
D23	92			
D24	90			
D25	89			
D26	87			
D27	86			
D28	85			
D29	84			
D30	83			
D31	82			
D32	81			
D33	80			
D34	79			
D35	78			
IDCK	22	LVTTL 5 V tolerant	Input	Input Data Clock. Input configurable using the VID_CONFIG registers.
DE	25	LVTTL 5 V tolerant	Input	Data Enable. This signal is HIGH when the transmitter input pixel data is valid and LOW otherwise. DE is optional for some input formats, such as ITU-R BT.656.
HSYNC	24	LVTTL 5 V tolerant	Input	Horizontal Sync input control signal. HSYNC is optional for some input formats, such as ITU-R BT.656.
VSYNC	23	LVTTL 5 V tolerant	Input	Vertical Sync input control signal. VSYNC is optional for some input formats, such as ITU-R BT.656.



### 5.2.2. TMDS Output

Name	Pin	Type	Dir	Description
TX0+	58	TMDS	Output	HDMI Transmitter Output Port Data. TMDS low voltage differential signal output data pairs.
TX0-	57			
TX1+	60			
TX1-	59			
TX2+	63			
TX2-	62			
TXC+	55	TMDS	Output	HDMI Transmitter Output Port Clock. TMDS low voltage differential signal output clock pair.
TXC-	54			
EXT_SWING	52	Analog	Input Output	External Swing Voltage Control. Recommended values (actual value depends on board design): <ul style="list-style-type: none"> <li>• 5.6 k<math>\Omega</math> resistor to ground without using internal termination.</li> <li>• 4.02 k<math>\Omega</math> resistor to ground using internal termination.</li> </ul>

### 5.2.3. Audio Input

Name	Pin	Type	Dir	Description	
				I <sup>2</sup> S Mode; S/PDIF Mode	DSD Mode
MCLK	36	LVTTTL 5 V tolerant	Input	Audio Input Master Clock.	—
SCK	35	LVTTTL 5 V tolerant	Input	I <sup>2</sup> S Serial Clock.	DSD Clock.
WS_DR0	34	LVTTTL 5 V tolerant	Input	I <sup>2</sup> S Word Select.	DSD Data Right Bit 0.
SD0_DL0	33	LVTTTL 5 V tolerant	Input	I <sup>2</sup> S Data 0.	DSD Data Left Bit 0.
SD1_DR1	32	LVTTTL 5 V tolerant	Input	I <sup>2</sup> S Data 1.	DSD Data Right Bit 1.
SD2_DL1	31	LVTTTL 5 V tolerant	Input	I <sup>2</sup> S Data 2.	DSD Data Left Bit 1.
SD3_DR2	30	LVTTTL 5 V tolerant	Input	I <sup>2</sup> S Data 3.	DSD Data Right Bit 2.
SPDIF_IN_DL2	29	LVTTTL 5 V tolerant	Input	S/PDIF Input.	DSD Data Left Bit 2.
DR3	28	LVTTTL 5 V tolerant	Input	—	DSD Data Right Bit 3.
DL3	27	LVTTTL 5 V tolerant	Input	—	DSD Data Left Bit 3.

### 5.2.4. DDC, CEC, Configuration, and Control

Name	Pin	Type	Dir	Description
INT	46	LVTTTL	Output	Interrupt Output.
RESET#	47	Schmitt	Input	Reset signal. Active LOW asynchronous reset input for entire chip.
HPD	76	LVTTTL	Input	Hot Plug Detect.
GPIO0	26	LVTTTL	Input Output	General Purpose I/O Data 0.
GPIO1	77	LVTTTL	Input Output	General Purpose I/O Data 1.
GPIO2	39	LVTTTL	Input Output	General Purpose I/O Data 2.
GPIO3	49	LVTTTL	Input Output	General Purpose I/O Data 3.
DSCL	42	Schmitt Open drain 5 V tolerant	Input Output	DDC I2C Clock. HDCP KSV, An, and Ri values are exchanged over this I2C port during authentication. True open drain, so does not pull to ground if power not applied.
DSDA	41	Schmitt Open drain 5 V tolerant	Input Output	DDC I2C Data. HDCP KSV, An, and Ri values are exchanged over this I2C port during authentication. True open drain, it does not pull to ground if power not applied.
CI2CA	43	LVTTTL 5 V tolerant	Input	Selects base address group for CSCL/CSDA interface. See <a href="#">Table 6.3</a> on page 27.
CSCL	45	Schmitt 5 V tolerant	Input	Local Configuration/Status I2C Clock. Chip configuration/status registers are accessed through this I2C port.
CSDA	44	Schmitt Open drain 5 V tolerant	Input Output	Local Configuration/Status I2C Data. Chip configuration/status registers are accessed through this I2C port.
CEC_A	40	CEC Compliant 5 V tolerant	Input Output	HDMI compliant CEC I/O. As an input, this pin acts as a LVTTTL Schmitt-triggered input and is 5 V tolerant. As an output, the pin acts as an NMOS driver with resistive pull-up. This pin has an internal pull-up resistor.

### 5.2.5. Power and Ground

Name	Pin	Type	Description	Supply
CVCC12	5, 16, 21, 38, 88	Power	Digital Core VCC.	1.2 V
IOVCC33	1, 12, 37, 91	Power	I/O VCC.	3.3 V
AVCC	56, 61	Power	Analog VCC.	1.2 V
GND	48, 53, 100	Ground	These pins must be connected to ground.	Ground

### 5.2.6. Not Connected and Reserved

Name	Pin	Type	Description	Supply
NC	50, 51, 64–75	Not connected	These pins should be left unconnected.	None