



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 32-bit ARM Cortex-M3 CPU

- 50 MHz maximum frequency
- Single-cycle multiplication, hardware division support
- Nested vectored interrupt control (NVIC) with 8 priority levels

## Memory

- 32–256 kB flash, in-system programmable
- 8–32 kB SRAM with configurable low power retention

## Clock Sources

- Internal oscillator with PLL: 23–50 MHz
- Low power internal oscillator: 20 MHz
- Low frequency internal oscillator (LFO): 16.4 kHz
- External real-time clock (RTC) crystal oscillator
- External oscillator: Crystal, RC, C, CMOS clock

## Power Management

- Three adjustable low drop-out (LDO) regulators
- Power-on reset circuit and brownout detectors
- DC-DC buck converter allows dynamic voltage scaling for maximum efficiency (250 mW output)
- Multiple power modes supported for low power optimization

## Low Power Features

- 75 nA typical current in Power Mode 8
- Low-current RTC (180 nA from LFO, 300 nA from crystal)
- 4 μs wakeup, register state retention and no reset required from lowest power mode
- 175 μA/MHz at 3.6 V executing from flash
- 140 μA/MHz at 3.6 V executing from SRAM
- Specialized on-chip charge pump reduces power consumption
- Process/Voltage/Temperature (PVT) Monitor

## 5 V Tolerant Flexible I/O

- Up to 62 contiguous 5 V tolerant GPIO with one priority crossbar providing flexibility in pin assignments

**Temperature Range: –40 to +85 °C**

**Supply Voltage: 1.8 to 3.8 V**

## Analog Peripherals

- 12-Bit Analog-to-Digital Converter: Up to 250 ksps 12-bit mode or 1 Msps 10-bit mode
- 10-Bit Current-mode Digital-to-Analog Converter
- 2 x Low-current comparators

## Digital and Communication Peripherals

- 1 x USART with IrDA and ISO7816 Smartcard support
- 1 x UART that operates in low power mode
- 2 x SPIs, 1 x I2C, 16/32-bit CRC
- 128/192/256-bit Hardware AES Encryption
- Encoder/Decoder: Manchester and Three-out-of-Six
- Integrated LCD Controller: up to 160 segments (40x4), auto-contrast and low power operation

## Timers/Counters

- 3 x 32-bit or 6 x 16-bit timers with capture/compare
- 16-bit, 6-channel counter with capture/compare/PWM and dead-time controller with differential outputs
- 16-bit low power timer/advanced capture counter operational in the lowest power mode
- 32-bit real time clock (RTC) with multiple alarms
- Watchdog timer
- Low power mode advanced capture counter (ACCTR)

## Data Transfer Peripherals


- 10-Channel DMA Controller
- 3 Channel Data Transfer Manager manages complex DMA transfers without core intervention

## On-Chip Debugging

- Serial wire debug (SWD) with serial wire viewer (SWV) or JTAG (no boundary scan) allow debug and programming
- Cortex-M3 embedded trace macrocell (ETM)

## Package Options

- QFN options: 40-pin (6 x 6 mm), 64-pin (9 x 9 mm)
- TQFP options: 64-pin (10 x 10 mm), 80-pin (12 x 12 mm)



---

## Table of Contents

<b>1. Related Documents and Conventions .....</b>	<b>5</b>
1.1. Related Documents .....	5
1.1.1. SiM3L1xx Reference Manual.....	5
1.1.2. Hardware Access Layer (HAL) API Description .....	5
1.1.3. ARM Cortex-M3 Reference Manual.....	5
1.2. Conventions .....	5
<b>2. Typical Connection Diagrams .....</b>	<b>6</b>
2.1. Power .....	6
<b>3. Electrical Specifications.....</b>	<b>8</b>
3.1. Electrical Characteristics .....	8
3.2. Thermal Conditions .....	30
3.3. Absolute Maximum Ratings.....	31
<b>4. Precision32™ SiM3L1xx System Overview.....</b>	<b>32</b>
4.1. Power .....	34
4.1.1. DC-DC Buck Converter (DCDC0).....	34
4.1.2. Three Low Dropout LDO Regulators (LDO0) .....	35
4.1.3. Voltage Supply Monitor (VMON0) .....	35
4.1.4. Power Management Unit (PMU).....	35
4.1.5. Device Power Modes.....	35
4.1.6. Process/Voltage/Temperature Monitor (TIMER2 and PVTOSC0).....	38
4.2. I/O.....	39
4.2.1. General Features.....	39
4.2.2. Crossbar .....	39
4.3. Clocking.....	40
4.3.1. PLL (PLL0).....	41
4.3.2. Low Power Oscillator (LPOSC0) .....	41
4.3.3. Low Frequency Oscillator (LFOSC0).....	41
4.3.4. External Oscillators (EXTOSC0).....	41
4.4. Integrated LCD Controller (LCD0).....	42
4.5. Data Peripherals.....	43
4.5.1. 10-Channel DMA Controller.....	43
4.5.2. Data Transfer Managers (DTM0, DTM1, DTM2) .....	43
4.5.3. 128/192/256-bit Hardware AES Encryption (AES0) .....	43
4.5.4. 16/32-bit Enhanced CRC (ECRC0) .....	44
4.5.5. Encoder / Decoder (ENCDEC0) .....	44
4.6. Counters/Timers.....	45
4.6.1. 32-bit Timer (TIMER0, TIMER1, TIMER2).....	45
4.6.2. Enhanced Programmable Counter Array (EPCA0) .....	45
4.6.3. Real-Time Clock (RTC0) .....	46
4.6.4. Low Power Timer (LPTIMER0).....	46
4.6.5. Watchdog Timer (WDTIMER0).....	46
4.6.6. Low Power Mode Advanced Capture Counter (ACCTR0).....	47
4.7. Communications Peripherals .....	48
4.7.1. USART (USART0) .....	48

# SiM3L1xx

---

4.7.2. UART (UART0).....	48
4.7.3. SPI (SPI0, SPI1).....	49
4.7.4. I2C (I2C0).....	49
4.8. Analog.....	50
4.8.1. 12-Bit Analog-to-Digital Converter (SARADC0).....	50
4.8.2. 10-Bit Digital-to-Analog Converter (IDAC0).....	50
4.8.3. Low Current Comparators (CMP0, CMP1).....	50
4.9. Reset Sources.....	51
4.10. Security.....	52
4.11. On-Chip Debugging.....	52
<b>5. Ordering Information.....</b>	<b>53</b>
<b>6. Pin Definitions.....</b>	<b>55</b>
6.1. SiM3L1x7 Pin Definitions.....	55
6.2. SiM3L1x6 Pin Definitions.....	62
6.3. SiM3L1x4 Pin Definitions.....	69
6.4. TQFP-80 Package Specifications.....	74
6.4.1. TQFP-80 Solder Mask Design.....	77
6.4.2. TQFP-80 Stencil Design.....	77
6.4.3. TQFP-80 Card Assembly.....	77
6.5. QFN-64 Package Specifications.....	78
6.5.1. QFN-64 Solder Mask Design.....	80
6.5.2. QFN-64 Stencil Design.....	80
6.5.3. QFN-64 Card Assembly.....	80
6.6. TQFP-64 Package Specifications.....	81
6.6.1. TQFP-64 Solder Mask Design.....	84
6.6.2. TQFP-64 Stencil Design.....	84
6.6.3. TQFP-64 Card Assembly.....	84
6.7. QFN-40 Package Specifications.....	85
6.7.1. QFN-40 Solder Mask Design.....	87
6.7.2. QFN-40 Stencil Design.....	87
6.7.3. QFN-40 Card Assembly.....	87
<b>7. Revision Specific Behavior.....</b>	<b>88</b>
7.1. Revision Identification.....	88
<b>Document Change List.....</b>	<b>90</b>
<b>Contact Information.....</b>	<b>91</b>

## 1. Related Documents and Conventions

### 1.1. Related Documents

This data sheet accompanies several documents to provide the complete description of the SiM3L1xx devices.

#### 1.1.1. SiM3L1xx Reference Manual

The Silicon Laboratories SiM3L1xx Reference Manual provides the detailed description for each peripheral on the SiM3L1xx devices.

#### 1.1.2. Hardware Access Layer (HAL) API Description

The Silicon Laboratories Hardware Access Layer (HAL) API provides C-language functions to modify and read each bit in the SiM3L1xx devices. This description can be found in the SiM3xxxx HAL API Reference Manual.

#### 1.1.3. ARM Cortex-M3 Reference Manual

The ARM-specific features like the Nested Vectored Interrupt Controller are described in the ARM Cortex-M3 reference documentation. The online reference manual can be found here:

<http://infocenter.arm.com/help/topic/com.arm.doc.subset.cortexm.m3/index.html#cortexm3>.

### 1.2. Conventions

The block diagrams in this document use the following formatting conventions:





Figure 1.1. Block Diagram Conventions

## 2. Typical Connection Diagrams

This section provides typical connection diagrams for SiM3L1xx devices.


### 2.1. Power

Figure 2.1 shows a typical connection diagram for the power pins of the SiM3L1xx devices when the dc-dc buck converter is not used.




**Figure 2.1. Connection Diagram with DC-DC Converter Unused**

Figure 2.2 shows a typical connection diagram for the power pins of the SiM3L1xx devices when the internal dc-dc buck converter is in use and I/O are powered directly from the battery.




**Figure 2.2. Connection Diagram with DC-DC Converter Used and I/O Powered from Battery**

Figure 2.3 shows a typical connection diagram for the power pins of the SiM3L1xx devices when used with an external radio device like the Silicon Labs EZRadio® or EZRadioPRO® devices.



**Figure 2.3. Connection Diagram with External Radio Device**

Figure 2.4 shows a typical connection diagram for the power pins of the SiM3L1xx devices when the dc-dc buck converter is used and the I/O are powered separately.



**Figure 2.4. Connection Diagram with DC-DC Converter Used and I/O Powered Separately**



### 3. Electrical Specifications

#### 3.1. Electrical Characteristics

All electrical parameters in all Tables are specified under the conditions listed in Table 3.1, unless stated otherwise.

**Table 3.1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Operating Supply Voltage on VBAT/VBATDC	$V_{BAT}$		1.8	—	3.8	V
Operating Supply Voltage on VDC	$V_{DC}$		1.25	—	3.8	V
Operating Supply Voltage on VDRV	$V_{DRV}$		1.25	—	3.8	V
Operating Supply Voltage on VIO	$V_{IO}$		1.8	—	$V_{BAT}$	V
Operation Supply Voltage on VIORF	$V_{IORF}$		1.8	—	$V_{BAT}$	V
Operation Supply Voltage on VLCD	$V_{LCD}$		1.8	—	3.8	V
System Clock Frequency (AHB)	$f_{AHB}$		0	—	50	MHz
Peripheral Clock Frequency (APB)	$f_{APB}$		0	—	50	MHz
Operating Ambient Temperature	$T_A$		-40	—	+85	°C
Operating Junction Temperature	$T_J$		-40	—	105	°C
<b>Note:</b> All voltages with respect to $V_{SS}$ .						

**Table 3.2. Power Consumption**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Digital Core Supply Current</b>						
Normal Mode <sup>1,2,3,4</sup> —Full speed with code executing from flash, peripheral clocks ON	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz	—	17.5	18.9	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz	—	6.7	7.2	mA
		F <sub>AHB</sub> = 2.5 MHz, F <sub>APB</sub> = 1.25 MHz	—	1.15	1.4	mA
Normal Mode <sup>1,2,3,4</sup> —Full speed with code executing from flash, peripheral clocks OFF	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz	—	13.3	14.5	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz	—	5.4	5.9	mA
		F <sub>AHB</sub> = 2.5 MHz, F <sub>APB</sub> = 1.25 MHz	—	980	1.2	μA
Normal Mode <sup>1,2,3,4</sup> —Full speed with code executing from flash, LDOs powered by dc-dc at 1.9 V, peripheral clocks OFF	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz V <sub>BAT</sub> = 3.3 V	—	9.7	—	mA
		F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz V <sub>BAT</sub> = 3.8 V	—	8.65	—	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz V <sub>BAT</sub> = 3.3 V	—	4.15	—	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz V <sub>BAT</sub> = 3.8 V	—	3.9	—	mA

**Notes:**

1. Currents are additive. For example, where I<sub>BAT</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
2. Includes all peripherals that cannot have clocks gated in the Clock Control module.
3. Includes LDO and PLL0OSC (>20 MHz) or LPOSC0 (≤20 MHz) supply current.
4. Internal Digital and Memory LDOs scaled to optimal output voltage.
5. Flash AHB clock turned off.
6. Running from internal LFO, Includes LFO supply current.
7. LCD0 current does not include switching currents for external load.
8. IDAC output current not included.
9. Does not include LC tank circuit.
10. Does not include digital drive current or pullup current for active port I/O. Unloaded I<sub>VIO</sub> is included in all I<sub>BAT</sub> PM8 production test measurements.

Table 3.2. Power Consumption (Continued)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Power Mode 1 <sup>1,2,3,4</sup> —Full speed with code executing from RAM, peripheral clocks ON	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz	—	13.4	16.6	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz	—	4.7	—	mA
		F <sub>AHB</sub> = 2.5 MHz, F <sub>APB</sub> = 1.25 MHz	—	810	—	μA
Power Mode 1 <sup>1,2,3,4</sup> —Full speed with code executing from RAM, peripheral clocks OFF	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz	—	9.4	12.5	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz	—	3.3	—	mA
		F <sub>AHB</sub> = 2.5 MHz, F <sub>APB</sub> = 1.25 MHz	—	630	—	μA
Power Mode 1 <sup>1,2,3,4</sup> —Full speed with code executing from RAM, LDOs powered by dc-dc at 1.9 V, peripheral clocks OFF	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz V <sub>BAT</sub> = 3.3 V	—	7.05	—	mA
		F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz V <sub>BAT</sub> = 3.8 V	—	6.3	—	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz V <sub>BAT</sub> = 3.3 V	—	2.75	—	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz V <sub>BAT</sub> = 3.8 V	—	2.6	—	mA
Power Mode 2 <sup>1,2,3,4,5</sup> —Core halted with peripheral clocks ON	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz	—	7.6	11.3	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz	—	2.75	—	mA
		F <sub>AHB</sub> = 2.5 MHz, F <sub>APB</sub> = 1.25 MHz	—	575	—	μA

**Notes:**

1. Currents are additive. For example, where I<sub>BAT</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
2. Includes all peripherals that cannot have clocks gated in the Clock Control module.
3. Includes LDO and PLL0OSC (>20 MHz) or LPOSC0 (≤20 MHz) supply current.
4. Internal Digital and Memory LDOs scaled to optimal output voltage.
5. Flash AHB clock turned off.
6. Running from internal LFO, Includes LFO supply current.
7. LCD0 current does not include switching currents for external load.
8. IDAC output current not included.
9. Does not include LC tank circuit.
10. Does not include digital drive current or pullup current for active port I/O. Unloaded I<sub>VIO</sub> is included in all I<sub>BAT</sub> PM8 production test measurements.

**Table 3.2. Power Consumption (Continued)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Power Mode 2 <sup>1,2,3,4,5</sup> —Core halted with only Port I/O clocks on (wake from pin).	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz	—	4	7.2	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz	—	1.47	—	mA
		F <sub>AHB</sub> = 2.5 MHz, F <sub>APB</sub> = 1.25 MHz	—	430	—	μA
Power Mode 3 <sup>1,2,6</sup> —Fast-Wake Mode (PM3CLKEN = 1)	I <sub>BAT</sub>	V <sub>BAT</sub> = 3.8 V	—	320	530	μA
		V <sub>BAT</sub> = 1.8 V	—	225	—	μA
Power Mode 4 <sup>1,2,4,6</sup> —Slower clock speed with code executing from flash, peripheral clocks ON	I <sub>BAT</sub>	F <sub>AHB</sub> = F <sub>APB</sub> = 16 kHz, V <sub>BAT</sub> = 3.8 V	—	385	640	μA
		F <sub>AHB</sub> = F <sub>APB</sub> = 16 kHz, V <sub>BAT</sub> = 1.8 V	—	330	—	μA
Power Mode 5 <sup>1,2,4,6</sup> —Slower clock speed with code executing from RAM, peripheral clocks ON	I <sub>BAT</sub>	F <sub>AHB</sub> = F <sub>APB</sub> = 16 kHz, V <sub>BAT</sub> = 3.8 V	—	320	490	μA
		F <sub>AHB</sub> = F <sub>APB</sub> = 16 kHz, V <sub>BAT</sub> = 1.8 V	—	275	—	μA
Power Mode 6 <sup>1,2,4,6</sup> —Core halted with peripheral clocks ON	I <sub>BAT</sub>	F <sub>AHB</sub> = F <sub>APB</sub> = 16 kHz, V <sub>BAT</sub> = 3.8 V	—	315	490	μA
		F <sub>AHB</sub> = F <sub>APB</sub> = 16 kHz, V <sub>BAT</sub> = 1.8 V	—	270	—	μA
Power Mode 8 <sup>1,2</sup> —Low Power Sleep, powered through VBAT, VIO, and VIO <sub>RF</sub> at 2.4 V, 32kB of retention RAM	I <sub>BAT</sub>	RTC Disabled, T <sub>A</sub> = 25 °C	—	75	400	nA
		RTC w/ 16.4 kHz LFO, T <sub>A</sub> = 25 °C	—	360	—	nA
		RTC w/ 32.768 kHz Crystal, T <sub>A</sub> = 25 °C	—	670	—	nA

**Notes:**

1. Currents are additive. For example, where I<sub>BAT</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
2. Includes all peripherals that cannot have clocks gated in the Clock Control module.
3. Includes LDO and PLL0OSC (>20 MHz) or LPOSC0 (≤20 MHz) supply current.
4. Internal Digital and Memory LDOs scaled to optimal output voltage.
5. Flash AHB clock turned off.
6. Running from internal LFO, Includes LFO supply current.
7. LCD0 current does not include switching currents for external load.
8. IDAC output current not included.
9. Does not include LC tank circuit.
10. Does not include digital drive current or pullup current for active port I/O. Unloaded I<sub>VIO</sub> is included in all I<sub>BAT</sub> PM8 production test measurements.

Table 3.2. Power Consumption (Continued)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Power Mode 8 <sup>1,2</sup> —Low Power Sleep, powered by the low power mode charge pump, 32kB of retention RAM	I <sub>BAT</sub>	RTC w/ 16.4 kHz LFO, V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C	—	180	—	nA
		RTC w/ 32.768 kHz Crystal, V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C	—	300	—	nA
		RTC w/ 16.4 kHz LFO, V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C	—	245	—	nA
		RTC w/ 32.768 kHz Crystal, V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C	—	390	—	nA
Unloaded V <sub>IO</sub> and V <sub>IO<sub>RF</sub></sub> Current <sup>10</sup>	I <sub>VIO</sub>		—	2	—	nA
<b>Power Mode 8 Peripheral Currents</b>						
UART0	I <sub>UART0</sub>	V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C	—	195	600	nA
		V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C	—	120	—	nA
LCD0 <sup>7</sup> , No segments active	I <sub>LCD0</sub>	V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C	—	495	660	nA
		V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C	—	395	—	nA
LCD0 <sup>7</sup> , All (4 x 40) segments active	I <sub>LCD0</sub>	V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C	—	800	—	nA
		V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C	—	580	—	nA
Advanced Capture Counter (ACCTR0), LC Single-Ended Mode, Relative to Sampling Frequency <sup>9</sup>	I <sub>ACCTR</sub>	V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C, CPMD = 01	—	1.11	—	nA/Hz
		V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C, CPMD = 01	—	1.44	—	nA/Hz
		V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C, CPMD = 10	—	1.45	—	nA/Hz
		V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C, CPMD = 10	—	1.82	—	nA/Hz
		V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C, CPMD = 11	—	2.15	—	nA/Hz
		V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C, CPMD = 11	—	2.54	—	nA/Hz
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. Currents are additive. For example, where I<sub>BAT</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.</li> <li>2. Includes all peripherals that cannot have clocks gated in the Clock Control module.</li> <li>3. Includes LDO and PLL0OSC (&gt;20 MHz) or LPOSC0 (≤20 MHz) supply current.</li> <li>4. Internal Digital and Memory LDOs scaled to optimal output voltage.</li> <li>5. Flash AHB clock turned off.</li> <li>6. Running from internal LFO, Includes LFO supply current.</li> <li>7. LCD0 current does not include switching currents for external load.</li> <li>8. IDAC output current not included.</li> <li>9. Does not include LC tank circuit.</li> <li>10. Does not include digital drive current or pullup current for active port I/O. Unloaded I<sub>VIO</sub> is included in all I<sub>BAT</sub> PM8 production test measurements.</li> </ol>						

**Table 3.2. Power Consumption (Continued)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Advanced Capture Counter (ACCTR0), LC Dual or Quadrature Mode, Relative to Sampling Frequency <sup>9</sup>	I <sub>ACCTR</sub>	V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C, CPMD = 01	—	1.39	—	nA/Hz
		V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C, CPMD = 01	—	1.89	—	nA/Hz
		V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C, CPMD = 10	—	2.08	—	nA/Hz
		V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C, CPMD = 10	—	2.59	—	nA/Hz
		V <sub>BAT</sub> = 2.4 V, T <sub>A</sub> = 25 °C, CPMD = 11	—	3.47	—	nA/Hz
		V <sub>BAT</sub> = 3.8 V, T <sub>A</sub> = 25 °C, CPMD = 11	—	4.03	—	nA/Hz
<b>Analog Peripheral Supply Currents</b>						
PLL0 Oscillator (PLL0OSC)	I <sub>PLLOSC</sub>	Operating at 49 MHz	—	1.4	1.6	mA
Low-Power Oscillator (LPOSC0)	I <sub>LPOSC</sub>	Operating at 20 MHz	—	25	—	μA
		Operating at 2.5 MHz	—	25	—	μA
Low-Frequency Oscillator (LFOSC0)	I <sub>LFOSC</sub>	Operating at 16.4 kHz	—	190	310	nA
External Oscillator (EXTOSC0)	I <sub>EXTOSC</sub>	FREQCN = 111	—	3.8	4.5	mA
		FREQCN = 110	—	840	960	μA
		FREQCN = 101	—	185	230	μA
		FREQCN = 100	—	65	80	μA
		FREQCN = 011	—	25	30	μA
		FREQCN = 010	—	10	13	μA
		FREQCN = 001	—	5	7	μA
		FREQCN = 000	—	3	5	μA

**Notes:**

1. Currents are additive. For example, where I<sub>BAT</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
2. Includes all peripherals that cannot have clocks gated in the Clock Control module.
3. Includes LDO and PLL0OSC (>20 MHz) or LPOSC0 (≤20 MHz) supply current.
4. Internal Digital and Memory LDOs scaled to optimal output voltage.
5. Flash AHB clock turned off.
6. Running from internal LFO, Includes LFO supply current.
7. LCD0 current does not include switching currents for external load.
8. IDAC output current not included.
9. Does not include LC tank circuit.
10. Does not include digital drive current or pullup current for active port I/O. Unloaded I<sub>VIO</sub> is included in all I<sub>BAT</sub> PM8 production test measurements.

Table 3.2. Power Consumption (Continued)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SARADC0	$I_{SARADC}$	Sampling at 1 Msps, Internal VREF used	—	1.2	1.6	mA
		Sampling at 250 ksps, lowest power mode settings.	—	390	540	$\mu$ A
Temperature Sensor	$I_{TSENSE}$		—	75	110	$\mu$ A
Internal SAR Reference	$I_{REFFS}$	Normal Power Mode	—	680	—	$\mu$ A
		Normal Power Mode	—	160	—	$\mu$ A
VREF0	$I_{REFP}$		—	80	—	$\mu$ A
Comparator 0 (CMP0), Comparator 1 (CMP1)	$I_{CMP}$	CMPMD = 11	—	0.5	2	$\mu$ A
		CMPMD = 10	—	3	8	$\mu$ A
		CMPMD = 01	—	10	16	$\mu$ A
		CMPMD = 00	—	25	42	$\mu$ A
IDAC0 <sup>8</sup>	$I_{IDAC}$		—	70	100	$\mu$ A
Voltage Supply Monitor (VMON0)	$I_{VMON}$		—	10	22	$\mu$ A
<b>Flash Current on VBAT</b>						
Write Operation	$I_{FLASH-W}$		—	—	8	mA
Erase Operation	$I_{FLASH-E}$		—	—	15	mA
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. Currents are additive. For example, where <math>I_{BAT}</math> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.</li> <li>2. Includes all peripherals that cannot have clocks gated in the Clock Control module.</li> <li>3. Includes LDO and PLL0OSC (&gt;20 MHz) or LPOSC0 (<math>\leq</math>20 MHz) supply current.</li> <li>4. Internal Digital and Memory LDOs scaled to optimal output voltage.</li> <li>5. Flash AHB clock turned off.</li> <li>6. Running from internal LFO, Includes LFO supply current.</li> <li>7. LCD0 current does not include switching currents for external load.</li> <li>8. IDAC output current not included.</li> <li>9. Does not include LC tank circuit.</li> <li>10. Does not include digital drive current or pullup current for active port I/O. Unloaded <math>I_{VIO}</math> is included in all <math>I_{BAT}</math> PM8 production test measurements.</li> </ol>						

**Table 3.3. Power Mode Wake Up Times**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Power Mode 2 or 6 Wake Time	$t_{PM2}$		4	—	5	clocks
Power Mode 3 Fast Wake Time (using LFO as clock source)	$t_{PM3FW}$		—	425	—	$\mu$ s
Power Mode 8 Wake Time	$t_{PM8}$		—	3.8	—	$\mu$ s

**Notes:**

- Wake times are specified as the time from the wake source to the execution phase of the first instruction following WFI. This includes latency to recognize the wake event and fetch the first instruction (assuming wait states = 0).

**Table 3.4. Reset and Supply Monitor**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
$V_{BAT}$ High Supply Monitor Threshold (VBATHITHEN = 1)	$V_{VBATMH}$	Early Warning	—	2.20	—	V
		Reset	1.95	2.05	2.1	V
$V_{BAT}$ Low Supply Monitor Threshold (VBATHITHEN = 0)	$V_{VBATML}$	Early Warning	—	1.85	—	V
		Reset	1.70	1.75	1.77	V
Power-On Reset (POR) Threshold	$V_{POR}$	Rising Voltage on $V_{BAT}$	—	1.4	—	V
		Falling Voltage on $V_{BAT}$	0.8	1	1.3	V
$V_{BAT}$ Ramp Time	$t_{RMP}$	Time to $V_{BAT} \geq 1.8$ V	10	—	3000	$\mu$ s
Reset Delay from POR	$t_{POR}$	Relative to $V_{BAT} \geq V_{POR}$	3	—	100	ms
Reset Delay from non-POR source	$t_{RST}$	Time between release of reset source and code execution	—	10	—	$\mu$ s
$\overline{RESET}$ Low Time to Generate Reset	$t_{RSTL}$		50	—	—	ns
Missing Clock Detector Response Time (final rising edge to reset)	$t_{MCD}$	$F_{AHB} > 1$ MHz	—	0.5	1.5	ms
Missing Clock Detector Trigger Frequency	$F_{MCD}$		—	2.5	10	kHz
$V_{BAT}$ Supply Monitor Turn-On Time	$t_{MON}$		—	2	—	$\mu$ s



Table 3.5. On-Chip Regulators

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>DC-DC Buck Converter</b>						
Input Voltage Range	$V_{DCIN}$		1.8	—	3.8	V
Input Supply to Output Voltage Differential (for regulation)	$V_{DCREG}$		0.45	—	—	V
Output Voltage Range	$V_{DCOUT}$		1.25	—	3.8	V
Output Voltage Accuracy	$V_{DCACC}$		—	±25	—	mV
Output Current	$I_{DCOUT}$		—	—	90	mA
Inductor Value <sup>1</sup>	$L_{DC}$		0.47	0.56	0.68	μH
Inductor Current Rating	$I_{LDC}$	$I_{load} < 50 \text{ mA}$	450	—	—	mA
		$I_{load} > 50 \text{ mA}$	550	—	—	mA
Output Capacitor Value	$C_{DCOUT}$		1	2.2	10	μF
Input Capacitor Value <sup>2</sup>	$C_{DCIN}$		—	4.7	—	μF
Load Regulation	$R_{load}$		—	0.03	—	mV/mA
Maximum DC Load Current During Startup	$I_{DCMAX}$		—	—	5	mA
Switching Clock Frequency	$F_{DCCLK}$		1.9	2.9	3.8	MHz
Local Oscillator Frequency	$F_{DCOSC}$		2.4	2.9	3.4	MHz
<b>LDO Regulators</b>						
Input Voltage Range <sup>3</sup>	$V_{LDOIN}$	Sourced from VBAT	1.8	—	3.8	V
		Sourced from VDC	1.9	—	3.8	V
Output Voltage Range <sup>4</sup>	$V_{LDO}$		0.8	—	1.9	V
LDO Output Voltage Accuracy	$V_{LDOACC}$		—	±25	—	mV
Output Settings in PM8 (All LDOs)	$V_{LDO}$	$1.8 \text{ V} \leq V_{BAT} \leq 2.9 \text{ V}$	1.5			V
		$1.95 \text{ V} \leq V_{BAT} \leq 3.5 \text{ V}$	1.8			V
		$2.0 \text{ V} \leq V_{BAT} \leq 3.8 \text{ V}$	1.9			V
<b>Notes:</b>						
1. See reference manual for recommended inductors.						
2. Recommended: X7R or X5R ceramic capacitors with low ESR. Example: Murata GRM21BR71C225K with ESR < 10 mΩ (@ frequency > 1 MHz).						
3. Input voltage specification accounts for the internal LDO dropout voltage under the maximum load condition to ensure that the LDO output voltage will remain at a valid level as long as $V_{LDOIN}$ is at or above the specified minimum.						
4. The memory LDO output should always be set equal to or lower than the output of the analog LDO. When lowering both LDOs (for example to go into PM8 under low supply conditions), first adjust the memory LDO and then the analog LDO. When raising the output of both LDOs, adjust the analog LDO before adjusting the memory LDO.						
5. Output range represents the programmable output range, and does not reflect the minimum voltage under all conditions. Dropout when the input supply is close to the output setting is normal, and accounted for.						
6. Analog peripheral specifications assume a 1.8 V output on the analog LDO.						

# SiM3L1xx

**Table 3.5. On-Chip Regulators (Continued)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Memory LDO Output Setting <sup>5</sup>	V <sub>LDO</sub> MEM	During Programming	1.8	—	1.9	V
		During Normal Operation	1.5	—	1.9	V
Digital LDO Output Setting	V <sub>LDO</sub> DIG	F <sub>AHB</sub> ≤ 20 MHz	1.0	—	1.9	V
		F <sub>AHB</sub> > 20 MHz	1.2	—	1.9	V
Analog LDO Output Setting During Normal Operation <sup>6</sup>	V <sub>LDO</sub> ANA		1.8			V

**Notes:**

1. See reference manual for recommended inductors.
2. Recommended: X7R or X5R ceramic capacitors with low ESR. Example: Murata GRM21BR71C225K with ESR < 10 mΩ (@ frequency > 1 MHz).
3. Input voltage specification accounts for the internal LDO dropout voltage under the maximum load condition to ensure that the LDO output voltage will remain at a valid level as long as V<sub>LDO</sub>IN is at or above the specified minimum.
4. The memory LDO output should always be set equal to or lower than the output of the analog LDO. When lowering both LDOs (for example to go into PM8 under low supply conditions), first adjust the memory LDO and then the analog LDO. When raising the output of both LDOs, adjust the analog LDO before adjusting the memory LDO.
5. Output range represents the programmable output range, and does not reflect the minimum voltage under all conditions. Dropout when the input supply is close to the output setting is normal, and accounted for.
6. Analog peripheral specifications assume a 1.8 V output on the analog LDO.

Table 3.6. Flash Memory

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Write Time <sup>1</sup>	t <sub>WRITE</sub>	One 16-bit Half Word	20	21	22	μs
Erase Time <sup>1</sup>	t <sub>ERASE</sub>	One Page	20	21	22	ms
	t <sub>ERALL</sub>	Full Device	20	21	22	ms
Endurance (Write/Erase Cycles)	N <sub>WE</sub>		20k	100k	—	Cycles
Retention <sup>2</sup>	t <sub>RET</sub>	T <sub>A</sub> = 25 °C, 1k Cycles	10	100	—	Years

**Notes:**

1. Does not include sequencing time before and after the write/erase operation, which may take up to 35 μs. During sequential write operations, this extra time is only taken prior to the first write and after the last write.
2. Additional Data Retention Information is published in the Quarterly Quality and Reliability Report.

**Table 3.7. Internal Oscillators**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Phase-Locked Loop (PLL0OSC)</b>						
Calibrated Output Frequency (Free-running output mode, RANGE = 2)	$f_{PLL0OSC}$	Full Temperature and Supply Range	48.3	49	49.7	MHz
Power Supply Sensitivity (Free-running output mode, RANGE = 2)	$PSS_{PLL0OSC}$	$T_A = 25\text{ }^\circ\text{C}$ , $F_{out} = 49\text{ MHz}$	—	300	—	ppm/V
Temperature Sensitivity (Free-running output mode, RANGE = 2)	$TS_{PLL0OSC}$	$V_{BAT} = 3.3\text{ V}$ , $F_{out} = 49\text{ MHz}$	—	50	—	ppm/ $^\circ\text{C}$
Adjustable Output Frequency Range	$f_{PLL0OSC}$		23	—	50	MHz
Lock Time	$t_{PLL0LOCK}$	$f_{REF} = 20\text{ MHz}$ , $f_{PLL0OSC} = 50\text{ MHz}$ $M=39$ , $N=99$ , $LOCKTH = 0$	—	2.75	—	$\mu\text{s}$
		$f_{REF} = 2.5\text{ MHz}$ , $f_{PLL0OSC} = 50\text{ MHz}$ $M=19$ , $N=399$ , $LOCKTH = 0$	—	9.45	—	$\mu\text{s}$
		$f_{REF} = 32.768\text{ kHz}$ , $f_{PLL0OSC} = 50\text{ MHz}$ $M=0$ , $N=1524$ , $LOCKTH = 0$	—	92	—	$\mu\text{s}$
<b>Low Power Oscillator (LPOSC0)</b>						
Oscillator Frequency	$f_{LPOSC}$	Full Temperature and Supply Range	19	20	21	MHz
Divided Oscillator Frequency	$f_{LPOSCD}$	Full Temperature and Supply Range	2.375	2.5	2.625	MHz
Power Supply Sensitivity	$PSS_{LPOSC}$	$T_A = 25\text{ }^\circ\text{C}$	—	0.5	—	%/V
Temperature Sensitivity	$TS_{LPOSC}$	$V_{BAT} = 3.3\text{ V}$	—	55	—	ppm/ $^\circ\text{C}$
<b>Low Frequency Oscillator (LFOSC0)</b>						
Oscillator Frequency	$f_{LFOSC}$	Full Temperature and Supply Range	13.4	16.4	19.7	kHz
		$T_A = 25\text{ }^\circ\text{C}$ , $V_{BAT} = 3.3\text{ V}$	15.8	16.4	17.3	kHz
Power Supply Sensitivity	$PSS_{LFOSC}$	$T_A = 25\text{ }^\circ\text{C}$	—	2.4	—	%/V
Temperature Sensitivity	$TS_{LFOSC}$	$V_{BAT} = 3.3\text{ V}$	—	0.2	—	%/ $^\circ\text{C}$

Table 3.7. Internal Oscillators (Continued)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>RTC0 Oscillator (RTC0OSC)</b>						
Missing Clock Detector Trigger Frequency	$f_{\text{RTCMCD}}$		—	8	15	kHz
RTC External Input CMOS Clock Frequency	$f_{\text{RTCEXTCLK}}$		0	—	40	kHz
RTC Robust Duty Cycle Range	$DC_{\text{RTC}}$		25	—	55	%

Table 3.8. External Oscillator

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
External Input CMOS Clock Frequency	$f_{\text{CMOS}}$		0*	—	50	MHz
External Crystal Frequency	$f_{\text{XTAL}}$		0.01	—	25	MHz
External Input CMOS Clock High Time	$t_{\text{CMOSH}}$		9	—	—	ns
External Input CMOS Clock Low Time	$t_{\text{CMOSL}}$		9	—	—	ns
Low Power Mode Charge Pump Supply Range (input from $V_{\text{BAT}}$ )	$V_{\text{BAT}}$		2.4	—	3.8	V
<b>*Note:</b> Minimum of 10 kHz when debugging.						

**Table 3.9. SAR ADC**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Resolution	$N_{\text{bits}}$	12 Bit Mode	12			Bits
		10 Bit Mode	10			Bits
Supply Voltage Requirements (VBAT)	$V_{\text{ADC}}$	High Speed Mode	2.2	—	3.8	V
		Low Power Mode	1.8	—	3.8	V
Throughput Rate (High Speed Mode)	$f_{\text{S}}$	12 Bit Mode	—	—	250	ksps
		10 Bit Mode	—	—	1	Mbps
Throughput Rate (Low Power Mode)	$f_{\text{S}}$	12 Bit Mode	—	—	62.5	ksps
		10 Bit Mode	—	—	250	ksps
Tracking Time	$t_{\text{TRK}}$	High Speed Mode	230	—	—	ns
		Low Power Mode	450	—	—	ns
SAR Clock Frequency	$f_{\text{SAR}}$	High Speed Mode	—	—	16.24	MHz
		Low Power Mode	—	—	4	MHz
Conversion Time	$t_{\text{CNV}}$	10-Bit Conversion, SAR Clock = 16 MHz, APB Clock = 40 MHz	762.5			ns
Sample/Hold Capacitor	$C_{\text{SAR}}$	Gain = 1	—	5	—	pF
		Gain = 0.5	—	2.5	—	pF
Input Pin Capacitance	$C_{\text{IN}}$	High Quality Inputs	—	18	—	pF
		Normal Inputs	—	20	—	pF
Input Mux Impedance	$R_{\text{MUX}}$	High Quality Inputs	—	300	—	$\Omega$
		Normal Inputs	—	550	—	$\Omega$
Voltage Reference Range	$V_{\text{REF}}$		1	—	$V_{\text{BAT}}$	V
Input Voltage Range*	$V_{\text{IN}}$	Gain = 1	0	—	$V_{\text{REF}}$	V
		Gain = 0.5	0	—	$2 \times V_{\text{REF}}$	V
Power Supply Rejection Ratio	$\text{PSRR}_{\text{ADC}}$		—	70	—	dB
<b>DC Performance</b>						
Integral Nonlinearity	INL	12 Bit Mode	—	$\pm 1$	$\pm 1.9$	LSB
		10 Bit Mode	—	$\pm 0.2$	$\pm 0.5$	LSB
Differential Nonlinearity (Guaranteed Monotonic)	DNL	12 Bit Mode	-1	$\pm 0.7$	1.8	LSB
		10 Bit Mode	—	$\pm 0.2$	$\pm 0.5$	LSB
Offset Error (using VREFGND)	$E_{\text{OFF}}$	12 Bit Mode, $V_{\text{REF}} = 2.4 \text{ V}$	-2	0	2	LSB
		10 Bit Mode, $V_{\text{REF}} = 2.4 \text{ V}$	-1	0	1	LSB

Table 3.9. SAR ADC (Continued)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Offset Temperature Coefficient	$TC_{OFF}$		—	0.004	—	LSB/°C
Slope Error	$E_M$		-0.07	-0.02	0.02	%
<b>Dynamic Performance (10 kHz Sine Wave Input 1dB below full scale, Max throughput)</b>						
Signal-to-Noise	SNR	12 Bit Mode	62	66	—	dB
		10 Bit Mode	58	60	—	dB
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	62	66	—	dB
		10 Bit Mode	58	60	—	dB
Total Harmonic Distortion (Up to 5th Harmonic)	THD	12 Bit Mode	—	78	—	dB
		10 Bit Mode	—	77	—	dB
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	—	-79	—	dB
		10 Bit Mode	—	-74	—	dB
<b>*Note:</b> Absolute input pin voltage is limited by the lower of the supply at VBAT and VIO.						

**Table 3.10. IDAC**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static Performance</b>						
Resolution	$N_{\text{bits}}$			10		Bits
Integral Nonlinearity	INL		—	$\pm 0.5$	$\pm 2$	LSB
Differential Nonlinearity (Guaranteed Monotonic)	DNL		—	$\pm 0.5$	$\pm 1$	LSB
Output Compliance Range	$V_{\text{OCR}}$		—	—	$V_{\text{BAT}} - 1.0$	V
Full Scale Output Current	$I_{\text{OUT}}$	2 mA Range, $T_A = 25\text{ }^\circ\text{C}$	1.98	2.046	2.1	mA
		1 mA Range, $T_A = 25\text{ }^\circ\text{C}$	0.99	1.023	1.05	mA
		0.5 mA Range, $T_A = 25\text{ }^\circ\text{C}$	491	511.5	525	$\mu\text{A}$
Offset Error	$E_{\text{OFF}}$		—	250	—	nA
Full Scale Error Tempco	$TC_{\text{FS}}$	2 mA Range	—	100	—	ppm/ $^\circ\text{C}$
VBAT Power Supply Rejection Ratio		2 mA Range	—	-220	—	ppm/V
Test Load Impedance (to $V_{\text{SS}}$ )	$R_{\text{TEST}}$		—	1	—	k $\Omega$
<b>Dynamic Performance</b>						
Output Settling Time to 1/2 LSB		min output to max output	—	1.2	—	$\mu\text{s}$
Startup Time			—	3	—	$\mu\text{s}$



Table 3.11. ACCTR (Advanced Capture Counter)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LC Comparator Response Time, CMPMD = 11 (Highest Speed)	$t_{RESP0}$	+100 mV Differential	—	100	—	ns
		-100 mV Differential	—	150	—	ns
LC Comparator Response Time, CMPMD = 00 (Lowest Power)	$t_{RESP3}$	+100 mV Differential	—	1.4	—	$\mu$ s
		-100 mV Differential	—	3.5	—	$\mu$ s
LC Comparator Positive Hysteresis Mode 0 (CPMD = 11)	HYS <sub>CP+</sub>	CMPHYP = 00	—	0.37	—	mV
		CMPHYP = 01	—	7.9	—	mV
		CMPHYP = 10	—	16.7	—	mV
		CMPHYP = 11	—	32.8	—	mV
LC Comparator Negative Hysteresis Mode 0 (CPMD = 11)	HYS <sub>CP-</sub>	CMPHYN = 00	—	0.37	—	mV
		CMPHYN = 01	—	-7.9	—	mV
		CMPHYN = 10	—	-16.1	—	mV
		CMPHYN = 11	—	-32.7	—	mV
LC Comparator Positive Hysteresis Mode 1 (CPMD = 10)	HYS <sub>CP+</sub>	CMPHYP = 00	—	0.47	—	mV
		CMPHYP = 01	—	5.85	—	mV
		CMPHYP = 10	—	12	—	mV
		CMPHYP = 11	—	24.4	—	mV
LC Comparator Negative Hysteresis Mode 1 (CPMD = 10)	HYS <sub>CP-</sub>	CMPHYN = 00	—	0.47	—	mV
		CMPHYN = 01	—	-6.0	—	mV
		CMPHYN = 10	—	-12.1	—	mV
		CMPHYN = 11	—	-24.6	—	mV
LC Comparator Positive Hysteresis Mode 2 (CPMD = 01)	HYS <sub>CP+</sub>	CMPHYP = 00	—	0.66	—	mV
		CMPHYP = 01	—	4.55	—	mV
		CMPHYP = 10	—	9.3	—	mV
		CMPHYP = 11	—	19	—	mV
LC Comparator Negative Hysteresis Mode 2 (CPMD = 01)	HYS <sub>CP-</sub>	CMPHYN = 00	—	0.6	—	mV
		CMPHYN = 01	—	-4.5	—	mV
		CMPHYN = 10	—	-9.5	—	mV
		CMPHYN = 11	—	-19	—	mV

**Table 3.11. ACCTR (Advanced Capture Counter) (Continued)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LC Comparator Positive Hysteresis Mode 3 (CPMD = 00)	HYS <sub>CP+</sub>	CMPHYP = 00	—	1.37	—	mV
		CMPHYP = 01	—	3.8	—	mV
		CMPHYP = 10	—	7.8	—	mV
		CMPHYP = 11	—	15.6	—	mV
LC Comparator Negative Hysteresis Mode 3 (CPMD = 00)	HYS <sub>CP-</sub>	CMPHYN = 00	—	1.37	—	mV
		CMPHYN = 01	—	-3.9	—	mV
		CMPHYN = 10	—	-7.9	—	mV
		CMPHYN = 11	—	-16	—	mV
LC Comparator Input Range (ACCTR0_LCIN pin)	V <sub>IN</sub>		-0.25	—	V <sub>BAT</sub> + 0.25	V
LC Comparator Common-Mode Rejection Ratio	CMRR <sub>CP</sub>		—	75	—	dB
LC Comparator Power Supply Rejection Ratio	PSRR <sub>CP</sub>		—	72	—	dB
LC Comparator Input Offset Voltage	V <sub>OFF</sub>	T <sub>A</sub> = 25 °C	-10	0	10	mV
LC Comparator Input Offset Tempco	TC <sub>OFF</sub>		—	3.5	—	μV/°C
Reference DAC Offset Error	DAC <sub>E</sub> OFF		-1	—	1	LSB
Reference DAC Full Scale Output	DAC <sub>FS</sub>	Low Range	—	V <sub>IO</sub> /8	—	V
		High Range	—	V <sub>IO</sub>	—	V
Reference DAC Step Size	DAC <sub>LSB</sub>	Low Range (48 steps)	—	V <sub>IO</sub> /384	—	V
		High Range (64 steps)	—	V <sub>IO</sub> /64	—	V
LC Oscillator Period	T <sub>LCOSC</sub>		—	25	—	ns
LC Bias Output Impedance	R <sub>LCBIAS</sub>	10 μA Load	—	1	—	kΩ
LC Bias Drive Strength	I <sub>LCBIAS</sub>		—	—	2	mA
Pull-Up Resistor Tolerance	R <sub>TOL</sub>	PUVAL[4:2] = 0 to 6	-15	—	15	%
		PUVAL[4:2] = 7	-10	—	10	%