

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China













Dual N-Channel 25 V (D-S) MOSFETs



PRODUCT SUMMARY		
	CHANNEL-1	CHANNEL-2
V _{DS} (V)	25	25
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.00480	0.00220
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.00790	0.00335
Q _g typ. (nC)	5.9	12.5
I _D (A) ^{a, g}	40	60
Configuration	Du	ıal

FEATURES

- TrenchFET® Gen IV power MOSFETs
- 100 % R_g and UIS tested






RoHS COMPLIANT HALOGEN **FREE**

APPLICATIONS

- CPU core power
- Computer / server peripherals
- · Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 6 x 5
Lead (Pb)-free and halogen-free	SiZ926DT-T1-GE3

ABSOLUTE MAXIMUM RATINGS (TA	= 25 °C, unless	otherwise n	oted)		
PARAMETER		SYMBOL	CHANNEL-1	CHANNEL-2	UNIT
Drain-source voltage		V_{DS}	25	25	1/
Gate-source voltage		V_{GS}	+16, -12	+16, -12	V
	T _C = 25 °C		40 ^a	60 ^a	
Continuous drain current (T _J = 150 °C)	T _C = 70 °C		40 ^a	60 ^a	
	T _A = 25 °C	I _D	22 b, c	37 b, c	
	T _A = 70 °C	1	17.5 b, c	30 b, c	•
Pulsed drain current (100 µs pulse width)		I _{DM}	100	170	Α
Continuous durin dinda aument	T _C = 25 °C	I _S	16.8	33.6	
Continuous source drain diode current	T _A = 25 °C		3.2 b, c	4 b, c	
Single pulse avalanche current		I _{AS}	15	28	
Single pulse avalanche energy L = 100 mH		E _{AS}	11	39	mJ
	T _C = 25 °C	7.0	20.2	40	
Manipular and an alice in attach	T _C = 70 °C		12.9	25.8	14/
Maximum power dissipation	T _A = 25 °C	P_{D}	3.8 b, c	4.8 b, c	W
	T _A = 70 °C		2.4 b, c	3.1 ^{b, c}	
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150 260		°C
Soldering recommendations (peak temperature) d		J			°C

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
PARAMETER		STWIBOL	TYP.	MAX.	TYP.	MAX.	ONII
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	26	33	21	26	°C/W
Maximum junction-to-case (drain)	Steady state	R _{thJC}	4.7	6.2	2.5	3.1	C/VV

Notes
a. Package limited.
b. Surface mounted on 1" x 1" FR4 board.

S17-0334-Rev. B, 06-Mar-17

t=10 s. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components. Maximum under steady state conditions is 68 °C/W for channel-1 and 57 °C/W for channel-2. $T_C = 25 \text{ °C.}$



www.vishay.com

Vishay Siliconix

PARAMETER	SYMBOL	therwise noted) TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT		
Static	011111202	1201 001121110110				10000	- Citii		
		V _{GS} = 0 V, I _D = 250 μA	Ch-1	25	_	_			
Drain-source breakdown voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	Ch-2	25	-	-	V		
		I _D = 250 μA	Ch-1	-	19	-			
V _{DS} Temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2	-	15	-			
		I _D = 250 μA	Ch-1	-	4.9	-	mv/°C		
V _{GS(th)} Temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2	-	4.6	-	†		
Cata threehold valtage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.1	-	2.2	W		
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.1	-	2.2	ľ		
Cata aguiras lagizaga		V -0VV - 16V 12V	Ch-1	-	-	100	nΛ		
Gate source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	Ch-2	-	-	100	IIA		
		V _{DS} = 25 V, V _{GS} = 0 V	Ch-1	-	-	1			
Zero gate voltage drain current		V _{DS} = 25 V, V _{GS} = 0 V	Ch-2	-	-	1			
Zero gate voltage drain current	I _{DSS}	V_{DS} = 25 V, V_{GS} = 0 V, T_J = 55 °C	Ch-1	-	-	10	μΑ		
n-state drain current ^b rain-source on-state resistance ^b		V_{DS} = 25 V, V_{GS} = 0 V, T_J = 55 °C	Ch-2	-	-	10			
On-state drain current b	la.	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20	-	-	V mV/°C V nA A A PF PF	Δ	
On-state drain current	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	20	-	-			
		$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	0.00380	0.00480	<u> </u>		
Drain-source on-state resistance b	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 8 \text{ A}$	Ch-2	-	0.00173	0.00220	0		
Drain source on state resistance	US(on)	$V_{GS} = 4.5 \text{ V}, I_D = 3 \text{ A}$	Ch-1	-	0.00640	0.00790	32		
		$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-	0.00265	0.00335			
Forward transconductance b	9 _{fs}	$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	40	-	S		
	918	$V_{GS} = 10 \text{ V}, I_D = 8 \text{ A}$	Ch-2	-	55	-			
Dynamic ^a	1					T			
Input capacitance	C _{iss}		Ch-1	-	925	-			
	-155			-	2150	-			
Output capacitance	C _{oss}	Channel-1		-	310		pF		
	- 055	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	800	-			
Reverse transfer capacitance	C _{rss}	Channel-2	Ch-1	-	52	-			
	-133	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, f = 1 \text{ MHz}$	OV Ch-1 OV Ch-2 A Ch-1 A Ch-2 A Ch-1 A Ch-2 A Ch-1 A Ch-2 A Ch-1 Ch-2	-	100	-			
C _{rss} /C _{iss} ratio			_	-	0.056	0.115			
100 100			_	-	0.047	0.095			
		$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 5 \text{ A}$		-	12.5	19	<u> </u>		
Total gate charge	Q_g	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 8 \text{ A}$	_	-	27	41	<u> </u>		
5 5	9	B6 - 7 G6 - 7 B -		-	5.9	8.9	1		
		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$	Ch-2	-	12.5	19			
Gate-source charge	Q_{gs}	Channel-1	Ch-1	-	2.5	-	nC		
	95	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-	5.4	-			
Gate-drain charge	Q_{gd}	Channel-2	Ch-1	-	1.2	-			
	⊸ga	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$	Ch-2 Ch-1	-	2.1	-			
Output charge	Q _{oss}	V _{DS} = 10 V, V _{GS} = 0 V		-	5	-			
	033	VDS - 10 V, VGS - 0 V	Ch-2	-	13	-			
Gate resistance	R_g	f = 1 MHz		0.18	0.92	1.9	Ω		
	-y	···· · -	Ch-2	0.12	0.6	1.2			



www.vishay.com

Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Dynamic ^a							
Turn-on delay time	+		Ch-1	-	8	20	
rum-on delay time	t _{d(on)}	Channel-1	Ch-2	-	10	20	ns A
Rise time	t _r	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-1	-	20	40	
Tilse time	٠ŗ	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2	-	20	40	
Turn-off delay time	t _{d(off)}	Channel-2	Ch-1	-	12	25	
Turn on dolay time	•а(оп)	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-2	-	17	35	
Fall time	t _f	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	8	20	
Tan time	Lf		Ch-2	-	8	20	ne
Turn-on delay time	+		Ch-1	-	12	25	113
Turn-on delay time	t _{d(on)}	Channel-1	Ch-2	-	16	35	
Rise time	_	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-1	-	47	100	
nise time	t _r	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	-	40	80	
Turn-off delay time	$t_{d(off)} \hspace{1cm} \begin{array}{c} \text{Channel-2} \\ \text{V}_{DD} = 10 \text{ V}, \text{ R}_{L} = 2 \end{array}$	Channel-2 Ch-1	-	6	15		
Turn-on delay time		$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-2	-	13	30	
Fall time		$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	12	25	
rali time	t _f		Ch-2	-	12	25	
Drain-Source Body Diode Characteri	stics						
Continuous source-drain diode current	Is	T _C = 25 °C	Ch-1	-	-	16.8	
Continuous source-drain diode current	is	10 - 23 0	Ch-2	-	-	33.6	
Pulse diode forward current (t = 100 μs)	I _{SM}		Ch-1	-	-	100	_ ^
r dise diode forward current (t = 100 μs)	iSM			-	-	170	
Body diode voltage	V_{SD}	$I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	-	0.81	1.2	\/
Body Glode Voltage	V SD	$I_{S} = 8 A, V_{GS} = 0 V$	Ch-2	-	0.77	1.2	'
Body diode reverse recovery time	+		Ch-1	-	25	50	ne
Body diode reverse recovery time	t _{rr}		Ch-2	-	20	40	115
Pady diada rayaraa ragayary aharga		Channel-1	Ch-1	-	15	30	200
Body diode reverse recovery charge	Q _{rr}	$I_F = 5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °\text{C}$	Ch-2	-	15	30	110
Reverse recovery fall time	+	Channel-2	Ch-1	-	13.5	1.2 V 50 ns 40 30 nC - nC	
neverse recovery rail time	t _a	$I_F = 8 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °\text{C}$	Ch-2	-	13	-	ne
Poverse recovery rise time	_		Ch-1	-	11.5	-	IIS
Reverse recovery rise time	t _b		Ch-2	-	7	-	

Notes


- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%.$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient








Current Derating a

Power, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




Threshold Voltage




Single Pulse Power, Junction-to-Ambient










Current Derating a


Power, Junction-to-Case

a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?68127.



PowerPAIR® 6 x 5 Case Outline




		MILLIMETERS			INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
А	0.70	0.75	0.80	0.028	0.030	0.032		
A1	0.00	-	0.10	0.000	-	0.004		
A3	0.15	0.20	0.25	0.006	0.007	0.009		
b	0.43	0.51	0.61	0.017	0.020	0.024		
b1		0.25 BSC			0.010 BSC			
D	4.90	5.00	5.10	0.192	0.196	0.200		
D1	3.75	3.80	3.85	0.148	0.150	0.152		
Е	5.90	6.00	6.10	0.232	0.236	0.240		
E1 Option AA (for W/B)	2.62	2.67	2.72	0.103	0.105	0.107		
E1 Option AB (for BWL)	2.42	2.47	2.52	0.095	0.097	0.099		
E2	0.87	0.92	0.97	0.034	0.036	0.038		
е		1.27 BSC			0.050 BSC			
K Option AA (for W/B)		0.45 typ.		0.018 typ.				
K Option AB (for BWL)		0.65 typ.		0.025 typ.				
K1	0.66 typ.			0.025 typ.				
L	0.33	0.43	0.53	0.013	0.017	0.020		
L3	0.23 BSC			0.009 BSC				
Z	0.34 BSC			0.013 BSC				

Revision: 22-Dec-14 1 Document Number: 63656



Recommended Minimum PAD for PowerPAIR® 6 x 5



Dimensions in millimeters (inch)

Note

• Linear dimensions are in black, the same information is provided in ordinate dimensions which are in blue.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.