

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Low Jitter and Skew 10 to 140 MHz Zero Delay Buffer (ZDB)

Key Features

- 10 to 140 MHz operating frequency range
- · Low output clock jitter:
 - 140 ps-max cycle-to-cycle jitter
- Low output-to-output skew: 150 ps-max
- Low product-to-product skew: 400 ps-max
- 3.3 V power supply range
- Low power dissipation:
 - 26 mA-max at 66 MHz
 - 44 mA –max at 133 MHz
- One input drives 9 outputs organized as 4+4+1
- · Select mode to bypass PLL or tri-state outputs
- SpreadThru™ PLL that allows use of SSCG
- · Standard and High-Drive options
- Available in 16-pin SOIC and TSSOP packages
- · Available in Commercial and Industrial grades

Applications

- · Printers and MFPs
- Digital Copiers
- · PCs and Work Stations
- DTV
- · Routers, Switchers and Servers
- Digital Embeded Systems

Description

The SL2309 is a low skew, low jitter and low power Zero Delay Buffer (ZDB) designed to produce up to nine (9) clock outputs from one (1) reference input clock, for high speed clock distribution applications.

The product has an on-chip PLL which locks to the input clock at CLKIN and receives its feedback internally from the CLKOUT pin.


The SL2309 has two (2) clock driver banks each with four (4) clock outputs. These outputs are controlled by two (2) select input pins S1 and S2. When only four (4) outputs are needed, four (4) bank-B output clock buffers can be tristated to reduce power dissipation and jitter. The select inputs can also be used to tri-state both banks A and B or drive them directly from the input bypassing the PLL and making the product behave like a Non-Zero Delay Fanout Buffer (NZDB).

The high-drive (-1H) version operates up to 140MHz and low drive (-1) version operates up to 100MHz at 3.3V.

Benefits

- Up to nine (9) distribution of input clock
- Standard and High-Drive levels to control impedance level, frequency range and EMI
- Low power dissipation, jitter and skew
- Low cost


Block Diagram



Rev 2.0, May 12, 2008 Page 1 of 12



Pin Configuration



16-Pin SOIC and TSSOP

Pin Description

Pin Number	Pin Name	Pin Type	Pin Description
1	CLKIN	Input	Reference Frequency Clock Input. Weak pull-down (250kΩ).
2	CLKA1	Output	Buffered Clock Output, Bank A. Weak pull-down (250kΩ).
3	CLKA2	Output	Buffered Clock Output, Bank A. Weak pull-down (250kΩ).
4	VDD	Power	3.3V Power Supply.
5	GND	Power	Power Ground.
6	CLKB1	Output	Buffered Clock Output, Bank B. Weak pull-down (250kΩ).
7	CLKB2	Output	Buffered Clock Output, Bank B. Weak pull-down (250kΩ).
8	S2	Input	Select Input, select pin S2. Weak pull-up (250kΩ).
9	S1	Input	Select Input, select pin S1. Weak pull-up (250kΩ).
10	CLKB3	Output	Buffered Clock Output, Bank B. Weak pull-down (250kΩ).
11	CLKB4	Output	Buffered Clock Output, Bank B. Weak pull-down (250kΩ).
12	GND	Power	Power Ground.
13	VDD	Power	3.3V Power Supply.
14	CLKA3	Output	Buffered Clock Output, Bank A. Weak pull-down (250kΩ).
15	CLKA4	Output	Buffered Clock Output, Bank A. Weak pull-down (250kΩ).
16	CLKOUT	Output	Buffered Clock Output, PLL Internal Feedback Output. Weak pull-down (250k Ω).

Rev 2.0, May 12, 2008 Page 2 of 12



General Description

The SL2309 is a low skew, low jitter Zero Delay Buffer with very low operating current.

The product includes an on-chip high performance PLL that locks into the input reference clock and produces nine (9) output clock drivers tracking the input reference clock for systems requiring clock distribution.

In addition to CLKOUT that is used for internal PLL feedback, there are two (2) banks with four (4) outputs in each bank, bringing the number of total available output clocks to nine (9).

Input and Output Frequency Range

The input and output frequency range is the same. But, it depends on the drive and output load (CL) levels as given in the below Table 1.

Drive	CL(pF)	Min(MHz)	Max(MHz)
HIGH	15	10	140
HIGH	H 30 10		100
LOW	15	10	100
LOW	30	10	66

Table 1. Input/Output Frequency Range

If the input clock is DC (GND to VDD) or floating, this is detected by an input frequency detection circuitry and all nine (9) clock outputs are forced to Hi-Z. The PLL is shutdown to save power. In this shutdown state, the product draws less than 12µA-max supply current.

In PLL by-pass mode (S2=1 and S1=0), the detection circuit is disabled and input frequency range is 10 to 100MHz for standard (-1) drive and 10 to 140MHz for high (-1H) drive.

SpreadThru[™] Feature

If a Spread Spectrum Clock (SSC) were to be used as an input clock, the SL2309 is designed to pass the modulated Spread Spectrum Clock (SSC) signal from its reference input to the output clocks. The same spread characteristics at the input are passed through the PLL and drivers without any degradation in spread percent (%), spread profile and modulation frequency

Select Input Control (S2, S1)

The SL2309 provides two (2) input select control pins called S1 (Pin-9) and S2 (Pin-8). This feature enables users to select various states of output clock banks-A and bank-B, output source and PLL shutdown features as shown in the Table 2.

The S1 (Pin-9) and S2 (Pin-8) inputs include 250 k Ω weak pull-up resistors to VDD.

PLL Bypass Mode

If the S1 and S2 pins are logic Low(0) and High(1) respectively, the on-chip PLL is shutdown and bypassed, and all the nine output clocks; bank A, bank B and CLKOUT clocks are driven by directly from the reference input clock. In this operation mode SL2309 works like a non-ZDB fanout buffer. In this operation mode the input power-down detection circuit is disabled and outputs follow the input clock from DC to rated frequencies based on drive levels and load specifications.

High and Low-Drive Product Options

The SL2309 is offered with High Drive "-1H" and Standard Drive "-1" options. These drive options enable the users to control load levels, frequency range and EMI. Refer to the switching electrical tables for the details.

Skew and Zero Delay

All outputs should drive the similar load to achieve the output-to-output skew and input-to-output specifications given in the switching electrical tables. However, Zero Delay between input and outputs can be adjusted by changing the loading at CLKOUT relative to the banks A and B clocks since CLKOUT is the feedback to the PLL.

Power Supply Range (VDD)

The SL2309 is designed to operate at VDD=3.3V (+/-10%). An internal on-chip voltage regulator is used to provide PLL constant power supply of 1.8V, leading to a consistent and stable PLL electrical performance in terms of skew, jitter and power dissipation.

SL23EP09

Refer to SL23EP09 for extended frequency operation from 10 to 220MHz and 2.5V to 3.3V power supply operation range.

Rev 2.0, May 12, 2008 Page 3 of 12



S2	S 1	Clock A1-A4	Clock B1-4	CLKOUT	Output Source	PLL Status
0	0	Tri-state	Tri-state	Driven	PLL	On
0	1	Driven	Tri-state	Driven	PLL	On
1	0	Driven	Driven	Driven	Reference	Off
1	1	Driven	Driven	Driven	PLL	On

Table 2. Select Input Decoding




Figure 1. CLKIN Input to CLK A and B Delay (In terms of load difference between CLKOUT and CLK A and B)

Rev 2.0, May 12, 2008 Page 4 of 12



Absolute Maximum Ratings

Description	Condition	Min	Max	Unit
Supply voltage, VDD		- 0.5	4.6	V
All Inputs and Outputs		- 0.5	VDD+0.5	V
Ambient Operating Temperature	In operation, C-Grade	0	70	°C
Ambient Operating Temperature	In operation, I-Grade	- 40	85	°C
Storage Temperature	No power is applied	- 65	150	°C
Junction Temperature	In operation, power is applied	_	125	°C
Soldering Temperature		_	260	°C
ESD Rating (Human Body Model)	JEDEC22-A114D	-4,000	4,000	V
ESD Rating (Charge Device Model)	JEDEC22-C101C	-1,500	1,500	V
ESD Rating (Machine Model)	JEDEC22-A115D	-250	250	V
Latch-up	125°C	-200	200	mA

Operating Conditions: Unless otherwise stated VDD=3.3V+/-10% and both C and I Grades

Symbol	Description	Condition	Min	Max	Unit
VDD	3.3V Supply Voltage	3.3V+/-10%	3.0	3.6	V
TA	Operating Temperature(Ambient)	Commercial	0	70	°C
		Industrial	- 40	85	°C
CLOAD	Load Capacitance	10 to 140 MHz, -1H high drive All active PLL modes	-	15	pF
		10 to 100 MHz, -1H high drive All active PLL modes	-	30	pF
		10 to 100MHz, -1 standard drive All active PLL modes	-	15	pF
		10 to 66MHz, -1 standard drive All active PLL modes	-	30	pF
CIN	Input Capacitance	S1, S2 and CLKIN pins	_	7	pF
tpu	Power-up Time	Power-up time for all VDDs to reach minimum VDD voltage (VDD=3.0V).	0.05	100	ms
CLBW	Closed-loop bandwidth	3.3V, (typical)	-	1.2	MHz
ZOUT	Output Impedance	3.3V, (typical), -1H high drive	:	22	Ω
		3.3V, (typical), -1 standard drive	,	32	Ω

Rev 2.0, May 12, 2008 Page 5 of 12



DC Electrical Specifications: Unless otherwise stated VDD=3.3V+/-10% and both C and I Grades

Symbol	Description	Condition	Min	Max	Unit
VDD	Supply Voltage		3.0	3.6	V
VIL	Input LOW Voltage	CLKIN, S2 and S1 Pins	_	0.8	V
VIH	Input HIGH Voltage	CLKIN, S2 and S1 pins	2.0	VDD+0.3	V
IIL	Input LOW Current	CLKIN, S2 and S1 Pins, 0 < VIN < 0.8V	_	25	μΑ
IIH	Input HIGH Current	CLKIN, S2 and S1 Pins, VIN = VDD	_	50	μΑ
V(C)	Output LOW Voltage	IOL = 8 mA (standard drive)	_	0.4	V
VOL	(All outputs)	IOL = 12 mA (high drive)	_	0.4	V
VOL	Output HIGH Voltage	IOH = -8 mA (standard drive)	2.4	_	V
VOH	(All outputs)	IOH = -12 mA (high drive)	2.4	_	V
IDDDD	Power Down Supply Current CLKIN=0 to VDD or floating (input	C-Grade	_	12	μA
IDDPD	will be pulled-down by 250kΩ weak pull-down on-chip resistor)	I-Grade	_	25	<u>.</u> μΑ
IDD1	Power Supply Current	All Outputs CL=0, 33MHz CLKIN S2=S1=1 (High)	_	14	mA
IDD2	Power Supply Current	All Outputs CL=0, 66MHz CLKIN S2=S1=1 (High)	_	26	mA
IDD3	Power Supply Current	All Outputs CL=0, 100MHz CLKIN S2=S1=1 (High)	_	36	mA
IDD4	Power Supply Current	All Outputs CL=0, 133MHz CLKIN S2=S1=1 (High)	_	44	mA
RPU/D	Pull-up and Pull-down Resistors	Pins-1/2/3/6/7/8/9/10/11/14/15/16 250kΩ-typ	175	325	kΩ

Switching Specifications: Unless otherwise stated VDD=3.3V+/-10% and both C and I Grades

Symbol	Description	Condition	Min	Тур	Max	Unit
FMAX1	Maximum Frequency [1]	High drive (-1H). All outputs CL=15pF	10	_	140	MHz
	(Input=Output) All Active PLL Modes	High drive (-1H), All outputs CL=30pF	10	_	100	MHz
		Standard drive, (-1), All outputs CL=15pf	10	_	100	MHz
		Standard drive, (-1), All outputs CL=30pf	10	_	66	MHz
FMAX2	Maximum Frequency [1] (Input=Output) PLL Bypass Mode (S2=1 and S1=0)	High drive (-1H). All outputs CL=15pF	0	_	140	MHz
		High drive (-1H), All outputs CL=30pF	0	-	100	MHz
		Standard drive, (-1), All outputs CL=15pf	0	-	100	MHz
		Standard drive, (-1), All outputs CL=30pf	0	_	66	MHz
INDC	Input Duty Cycle	Measured at 1.4V, Fout=66MHz, CL=15pF	30	50	70	%
OUTDC1	Output Duty Cycle ^[2]	Measured at 1.4V, Fout=66MHz, CL=15pF	40	50	60	%
OUTDC2	Output Duty Cycle ^[2]	Measured at 1.4V, Fout=66MHz, CL=15pF	40	50	60	%

Rev 2.0, May 12, 2008 Page 6 of 12



Rise, Fall Time (3.3V) [2]	High drive (-1H), CL=15pF	-		1.5	ns
(Measured at: 0.8 to 2.0V)	High drive (-1H), CL=30pF		_	1.8	ns
	Standard drive (-1), CL=15pF	-	-	2.2	ns
	Standard drive (-1), CL=30pF	-	_	2.5	ns
Output-to-Output Skew ^[2] (Measured at VDD/2)	All outputs CL=0 or equally loaded, -1 or -1H drives	_	70	150	ps
Product-to-Product Skew ^[2] (Measured at VDD/2)	All outputs CL=0 or equally loaded, -1 or -1H drives	_	180	400	ps
Delay Time, CLKIN Rising Edge to CLKOUT Rising	PLL Bypass mode Only when S2=1 and S1=0	1.5	5	8.7	ns
(Measured at VDD/2)	PLL enabled All active PLL modes	-220	-	220	ps
PLL Lock Time ^[2]	Time from 90% of VDD to valid clocks on all the output clocks	_	ı	1.0	ms
Cycle-to-cycle Jitter [2]	Fin=Fout=66 MHz, <cl=15pf, -1h="" drive<="" td=""><td>-</td><td>70</td><td>140</td><td>ps</td></cl=15pf,>	-	70	140	ps
	Fin=Fout=66 MHz, <cl=15pf, -1="" drive<="" td=""><td>_</td><td>75</td><td>150</td><td>ps</td></cl=15pf,>	_	75	150	ps
	Fin=Fout=66 MHz, <cl=30pf, -1h="" drive<="" td=""><td>_</td><td>80</td><td>160</td><td>ps</td></cl=30pf,>	_	80	160	ps
	Fin=Fout=66 MHz, <cl=30pf, -1="" drive<="" td=""><td>_</td><td>85</td><td>170</td><td>ps</td></cl=30pf,>	_	85	170	ps
	(Measured at: 0.8 to 2.0V) Output-to-Output Skew ^[2] (Measured at VDD/2) Product-to-Product Skew ^[2] (Measured at VDD/2) Delay Time, CLKIN Rising Edge to CLKOUT Rising Edge ^[2] (Measured at VDD/2) PLL Lock Time ^[2]	(Measured at: 0.8 to 2.0V) High drive (-1H), CL=30pF Standard drive (-1), CL=30pF Output-to-Output Skew ^[2] (Measured at VDD/2) Product-to-Product Skew ^[2] (Measured at VDD/2) Delay Time, CLKIN Rising Edge to CLKOUT Rising Edge ^[2] (Measured at VDD/2) PLL enabled All active PLL modes Cycle-to-cycle Jitter [2] High drive (-1H), CL=30pF Standard drive (-1), CL=30pF All outputs CL=0 or equally loaded, -1 or -1H drives PLL Bypass mode Only when S2=1 and S1=0 PLL enabled All active PLL modes Time from 90% of VDD to valid clocks on all the output clocks Fin=Fout=66 MHz, <cl=15pf, -1h="" <cl="30pF," drive="" drive<="" fin="Fout=66" mhz,="" td=""><td>(Measured at: 0.8 to 2.0V) High drive (-1H), CL=30pF Standard drive (-1), CL=30pF Output-to-Output Skew^[2] (Measured at VDD/2) Product-to-Product Skew^[2] (Measured at VDD/2) Delay Time, CLKIN Rising Edge to CLKOUT Rising Edge^[2] (Measured at VDD/2) PLL enabled All active PLL modes PLL bock Time^[2] Time from 90% of VDD to valid clocks on all the output clocks Cycle-to-cycle Jitter [2] High drive (-1H), CL=30pF - Standard drive (-1), CL=30pF - All outputs CL=0 or equally loaded, -1 or1H drives 1H drives </td><td> High drive (-1H), CL=30pF</td><td> High drive (-1H), CL=30pF</td></cl=15pf,>	(Measured at: 0.8 to 2.0V) High drive (-1H), CL=30pF Standard drive (-1), CL=30pF Output-to-Output Skew ^[2] (Measured at VDD/2) Product-to-Product Skew ^[2] (Measured at VDD/2) Delay Time, CLKIN Rising Edge to CLKOUT Rising Edge ^[2] (Measured at VDD/2) PLL enabled All active PLL modes PLL bock Time ^[2] Time from 90% of VDD to valid clocks on all the output clocks Cycle-to-cycle Jitter [2] High drive (-1H), CL=30pF - Standard drive (-1), CL=30pF - All outputs CL=0 or equally loaded, -1 or1H drives 1H drives	High drive (-1H), CL=30pF	High drive (-1H), CL=30pF

Notes:


- For the given maximum loading conditions. See CL in Operating Conditions Table.
 Parameter is guaranteed by design and characterization. Not 100% tested in production.

Rev 2.0, May 12, 2008 Page 7 of 12



External Components & Design Considerations

Typical Application Schematic



Comments and Recommendations

Decoupling Capacitor: A decoupling capacitor of 0.1µF must be used between VDD and VSS pins. Place the capacitor s on the component side of the PCB as close to the VDD pins as possible. The PCB trace to the VDD pin and to the GND via should be kept as short as possible. Do not use vias between the decoupling capacitor and the VDD pin.

Series Termination Resistor: A series termination resistor is recommended if the distance between the output clocks and the load is over 1 ½ inch. The nominal impedance of the clock outputs is given on the page 4. Place the series termination resistors as close to the clock outputs as possible.

Zero Delay and Skew Control: All outputs and CLKIN pins should be loaded with the same load to achieve "Zero Delay" between the CLKIN and the outputs. The CLKOUT pin is connected to CLKIN internally on-chip for feedback to PLL, and sees an additional 2 pF load with respect to Bank A and B clocks. For applications requiring zero input/output delay, the load at the all output pins including the CLKOUT pin must be the same. If any delay adjustment is required, the capacitance at the CLKOUT pin could be increased or decreased to increase or decrease the delay between Bank A and B clocks and CLKIN.

For minimum pin-to-pin skew, the external load at all the Bank A and B clocks must be the same.

Rev 2.0, May 12, 2008 Page 8 of 12



Switching Waveforms




Figure 2. Output to Output Skew




Figure 3. Input-to-Output Skew





Figure 4. Part-to-Part Skew

Rev 2.0, May 12, 2008 Page 9 of 12





Package Drawing and Dimensions

16-Lead TSSOP (4.4-mm)



Dimensions are in milimeters(inches). Top line: (MIN) and Bottom line: (Max)





Thermal Characteristics


Parameter	Symbol	Condition	Min	Тур	Max	Unit
	θЈΑ	Still air	-	80	-	°C/W
Thermal Resistance Junction to Ambient	θЈΑ	1m/s air flow	-	70	-	°C/W
	θЈΑ	3m/s air flow	-	68	-	°C/W
Thermal Resistance Junction to Case	θJC	Independent of air flow	-	36	-	°C/W

Rev 2.0, May 12, 2008 Page 10 of 12



Package Drawing and Dimensions (Cont.)

16-Lead SOIC (150-Mil)



Thermal Characteristics

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	θЈΑ	Still air	-	120	-	°C/W
Thermal Resistance Junction to Ambient	θЈΑ	1m/s air flow	-	115	-	°C/W
	θЈΑ	3m/s air flow	-	105	-	°C/W
Thermal Resistance Junction to Case	θJC	Independent of air flow	-	60	-	°C/W

Rev 2.0, May 12, 2008 Page 11 of 12




Ordering Information [3]

Ordering Number	Marking	Shipping Package	Package	Temperature
SL2309BZC-1H	SL2309BZC-1H	Tube	16-pin TSSOP	0 to 70°C
SL2309BZC-1HT	SL2309BZC-1H	Tape and Reel	16-pin TSSOP	0 to 70°C
SL2309BZI-1H	SL2309BZI-1H	Tube	16-pin TSSOP	-40 to 85°C
SL2309BZI-1HT	SL2309BZI-1H	Tape and Reel	16-pin TSSOP	-40 to 85°C
SL2309BSC-1	SL2309BSC-1	Tube	16-pin SOIC	0 to 70°C
SL2309BSC-1T	SL2309BSC-1	Tape and Reel	16-pin SOIC	0 to 70°C
SL2309BSC-1H	SL2309BSC-1H	Tube	16-pin SOIC	0 to 70°C
SL2309BSC-1HT	SL2309BSC-1H	Tape and Reel	16-pin SOIC	0 to 70°C
SL2309BSI-1	SL2309BSI-1	Tube	16-pin SOIC	-40 to 85°C
SL2309BSI-1T	SL2309BSI-1	Tape and Reel	16-pin SOIC	-40 to 85°C
SL2309BSI-1H	SL2309BSI-1H	Tube	16-pin SOIC	-40 to 85°C
SL2309BSI-1HT	SL2309BSI-1H	Tape and Reel	16-pin SOIC	-40 to 85°C
·	elow are not recommend	-		
SL2309ZC-1 ^[4]	SL2309ZC-1	Tube	16-pin TSSOP	0 to 70°C
SL2309ZC-1T ^[4]	SL2309ZC-1	Tape and Reel	16-pin TSSOP	0 to 70°C
SL2309ZC-1H ^[4]	SL2309ZC-1H	Tube	16-pin TSSOP	0 to 70°C
SL2309ZC-1HT ^[4]	SL2309ZC-1H	Tape and Reel	16-pin TSSOP	0 to 70°C
SL2309ZI-1 ^[4]	SL2309ZI-1	Tube	16-pin TSSOP	-40 to 85°C
SL2309ZI-1T ^[4]	SL2309ZI-1	Tape and Reel	16-pin TSSOP	-40 to 85°C
SL2309ZI-1H ^[4]	SL2309ZI-1H	Tube	16-pin TSSOP	-40 to 85°C
SL2309ZI-1HT ^[4]	SL2309ZI-1H	Tape and Reel	16-pin TSSOP	-40 to 85°C
SL2309SC-1 ^[4]	SL2309SC-1	Tube	16-pin SOIC	0 to 70°C
SL2309SC-1T ^[4]	SL2309SC-1	Tape and Reel	16-pin SOIC	0 to 70°C
SL2309SC-1H ^[4]	SL2309SC-1H	Tube	16-pin SOIC	0 to 70°C
SL2309SC-1HT ^[4]	SL2309SC-1H	Tape and Reel	16-pin SOIC	0 to 70°C
SL2309SI-1 ^[4]	SL2309SI-1	Tube	16-pin SOIC	-40 to 85°C
SL2309SI-1T ^[4]	SL2309SI-1	Tape and Reel	16-pin SOIC	-40 to 85°C
SL2309SI-1H ^[4]	SL2309SI-1H	Tube	16-pin SOIC	-40 to 85°C
SL2309SI-1HT ^[4]	SL2309SI-1H	Tape and Reel	16-pin SOIC	-40 to 85°C

Notes:

- 3. The SL2309 products are RoHS compliant.4. Not recommended for new designs

Rev 2.0, May 12, 2008 Page 12 of 12











community.silabs.com

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701