

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# EProClock® Generator for Intel Calpella Chipset

#### **Features**

- Intel CK505 Clock Revision 1.0 Compliant
- Hybrid Video Support Simultaneous DOT96, 27MHz\_SS and 27MHz\_NSS video clocks
- · PCI-Express Gen 2 Compliant
- · Low power push-pull type differential output buffers
- · Integrated voltage regulator
- · Integrated resistors on differential clocks
- Scalable low voltage VDD\_IO (3.3V to 1.05V)
- Wireless friendly 3-bits slew rate control on single-ended clocks.
- · Differential CPU clocks with selectable frequency
- · 100MHz Differential SRC clocks
- 100MHz Differential SATA clocks

- · 96MHz Differential DOT clock
- 27MHz Video clock
- Buffered Reference Clock 14.318MHz
- 14.318MHz Crystal Input or Clock input
- EProClock® Programmable Technology
- I<sup>2</sup>C support with readback capabilities
- Triangular Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction
- Industrial Temperature -40°C to 85°C
- · 3.3V Power supply
- 32-pin QFN package

CPU	SRC	SATA	DOT96	REF	27M
x2	x1	x 1	x 1	x1	x2



www.silabs.com



### 32-QFN Pin Definitions

Pin No.	Name	Туре	Description
1	VDD_DOT	PWR	3.3V Power supply for outputs and PLL
2	VSS_DOT	GND	Ground for outputs
3	DOT96	O, DIF	Fixed true 96MHz clock output
4	DOT96#	O, DIF	Fixed complement 96MHz clock output
5	VDD_27	PWR	3.3V Power supply for 27MHz PLL
6	27M_NSS	O,SE	Non-spread 27MHz video clock output
7	27M_SS	O, SE	Spread 27MHz video clock output
8	VSS_27	GND	Ground for 27MHz PLL
9	VSS_SATA	GND	Ground for outputs
10	SRC0 / SATA	O, DIF	100MHz True differential serial reference clock
11	SRC0# / SATA#	O, DIF	100MHz Complement differential serial reference clock
12	VSS_SRC	GND	Ground for PLL
13	SRC1	O, DIF	100MHz True differential serial reference clock
14	SRC1#	O, DIF	100MHz Complement differential serial reference clock
15	VDD_SRC_IO	PWR	Scalable 3.3V to 1.05V power supply for output buffer
16	CPU_STP#	1	3.3V tolerance input to stop the CPU clock
17	VDD_SRC	PWR	3.3V Power supply for PLL
18	VDD_CPU_IO	PWR	Scalable 3.3V to 1.05V power supply for output buffer
19	CPU1#	O, DIF	Complement differential CPU clock output
20	CPU1	O, DIF	True differential CPU clock output
21	VSS_CPU	GND	Ground for PLL
22	CPU0#	O, DIF	Complement differential CPU clock output
23	CPU0	O, DIF	True differential CPU clock output
24	VDD_CPU	PWR	3.3V Power supply for CPU PLL
25	CKPWRGD/PD#	I	3.3V LVTTL input. This pin is a level sensitive strobe used to latch the FS. After CKPWRGD (active HIGH) assertion, this pin becomes a real-time input for asserting power down (active LOW)
26	VSS_REF	GND	Ground for outputs
27	XOUT	O, SE	14.318MHz Crystal output
28	XIN	- 1	14.318MHz Crystal input
29	VDD_REF	PWR	3.3V Power supply for outputs and also maintains SMBUS registers during power-down
30	REF/FS**	PD, I/O	3.3V tolerant input for Graphic clock selection/fixed 14.318MHz clock output. (Internal 100K-ohm pull-down resistor on FS pin) Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications
31	SDATA	I/O	SMBus compatible SDATA
32	SCLK	- 1	SMBus compatible SCLOCK



#### EProClock® Programmable Technology

EProClock<sup>®</sup> is the world's first non-volatile programmable clock. The EProClock<sup>®</sup> technology allows board designer to promptly achieve optimum compliance and clock signal integrity; historically, attainable typically through device and/or board redesigns.

 $\mathsf{EProClock}^{\otimes}$  technology can be configured through SMBus or hard coded.

#### Features:

- > 4000 bits of configurations
- Can be configured through SMBus or hard coded
- Custom frequency sets

- Differential skew control on true or compliment or both
- Differential duty cycle control on true or compliment or both
- Differential amplitude control
- Differential and single-ended slew rate control
- Program Internal or External series resistor on single-ended clocks
- Program different spread profiles
- Program different spread modulation rate

#### Frequency Select Pin (FS)

FS	CPU	Power On	SRC	SATA	DOT96	27MHz	REF
0	133MHz	Default	4001411	4001411	001411	071411	4.4.0.4.03.41.1
1	100MHz		100MHz	100MHz	96MHz	27MHz	14.318MHz

#### Frequency Select Pin FS

Apply the appropriate logic levels to FS inputs before CKPWRGD assertion to achieve host clock frequency selection. When the clock chip sampled HIGH on CKPWRGD and indicates that VTT voltage is stable then FS input values are sampled. This process employs a one-shot functionality and once the CKPWRGD sampled a valid HIGH, all other FS, and CKPWRGD transitions are ignored except in test mode.

#### **Serial Data Interface**

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers are individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at

system initialization, if any are required. The interface cannot be used during system operation for power management functions.

#### **Data Protocol**

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code described in *Table 1*.

The block write and block read protocol is outlined in *Table 2* while *Table 3* outlines byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

**Table 1. Command Code Definition** 

Bit	Description
7	0 = Block read or block write operation, 1 = Byte read or byte write operation
(6:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'

Table 2. Block Read and Block Write Protocol

	Block Write Protocol	Block Read Protocol		
Bit	Description	Bit	Description	
1	Start	1	Start	
8:2	Slave address–7 bits	8:2	Slave address–7 bits	
9	Write	9	Write	
10	Acknowledge from slave	10	Acknowledge from slave	
18:11	Command Code–8 bits	18:11	Command Code–8 bits	
19	Acknowledge from slave	19	Acknowledge from slave	
27:20	Byte Count–8 bits	20	Repeat start	
28	Acknowledge from slave	27:21	Slave address–7 bits	



Table 2. Block Read and Block Write Protocol (continued)

	Block Write Protocol		Block Read Protocol		
Bit	Description	Bit	Description		
36:29	Data byte 1–8 bits	28	Read = 1		
37	Acknowledge from slave	29	Acknowledge from slave		
45:38	Data byte 2–8 bits	37:30	Byte Count from slave–8 bits		
46	Acknowledge from slave	38	Acknowledge		
	Data Byte /Slave Acknowledges	46:39	Data byte 1 from slave–8 bits		
	Data Byte N–8 bits	47	Acknowledge		
	Acknowledge from slave	55:48	Data byte 2 from slave–8 bits		
	Stop	56	Acknowledge		
			Data bytes from slave / Acknowledge		
			Data Byte N from slave–8 bits		
			NOT Acknowledge		
			Stop		

Table 3. Byte Read and Byte Write Protocol

	Byte Write Protocol		Byte Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte–8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address–7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave–8 bits
		38	NOT Acknowledge
		39	Stop



## **Control Registers**

### Byte 0: Control Register 0

Bit	@Pup	Name	Description
7	HW	FS	CPU Frequency Select Bit, set by HW 0 = 133MHz, 1= 100MHz
6	0	RESERVED	RESERVED
5	1	RESERVED	RESERVED
4	0	iAMT_EN	iAMT Enable 0 = Legacy Mode, 1 = iAMT Enabled
3	0	RESERVED	RESERVED
2	0	SRC_Main_SEL	Select source for SRC clock 0 = SRC_MAIN = PLL1, PLL3_CFG Table applies 1 = SRC_MAIN = PLL3, PLL3_CFG Table does not apply
1	0	SATA_SEL	Select source of SATA clock 0 = SATA = SRC_MAIN, 1= SATA = PLL4
0	1	PD_Restore	Save configuration when PD# is asserted 0 = Config. cleared, 1 = Config. saved

### Byte 1: Control Register 1

Bit	@Pup	Name	Description	
7	1	RESERVED	RESERVED	
6	0	PLL1_SS_DC	Select for down or center SS 0 = Down spread, 1 = Center spread	
5	0	PLL3_SS_DC	Select for down or center SS 0 = Down spread, 1 = Center spread	
4	0	PLL3_CFB3	CFB Bit [4:1] only applies when SRC_Main_SEL = 0 (Byte 0, bit 2 =0)	
3	0	PLL3_CFB2	See Table 4 on page 9 for Configuration.	
2	1	PLL3_CFB1		
1	0	PLL3_CFB0		
0	1	RESERVED	RESERVED	

### Byte 2: Control Register 2

Bit	@Pup	Name	Description
7	1	REF_OE	Output enable for REF 0 = Output Disabled, 1 = Output Enabled
6	1	RESERVED	RESERVED
5	1	RESERVED	RESERVED
4	1	RESERVED	RESERVED
3	1	RESERVED	RESERVED
2	1	RESERVED	RESERVED
1	1	RESERVED	RESERVED
0	1	RESERVED	RESERVED

### Byte 3: Control Register 3

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	1	RESERVED	RESERVED
5	1	RESERVED	RESERVED



### Byte 3: Control Register 3

4	1	RESERVED	RESERVED
3	1	RESERVED	RESERVED
2	1	RESERVED	RESERVED
1	1	RESERVED	RESERVED
0	1	RESERVED	RESERVED

#### Byte 4: Control Register 4

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	1	SATA_OE	Output enable for SATA 0 = Output Disabled, 1 = Output Enabled
5	1	SRC_OE	Output enable for SRC 0 = Output Disabled, 1 = Output Enabled
4	1	DOT96_OE	Output enable for DOT96 0 = Output Disabled, 1 = Output Enabled
3	1	CPU1_OE	Output enable for CPU1 0 = Output Disabled, 1 = Output Enabled
2	1	CPU0_OE	Output enable for CPU0 0 = Output Disabled, 1 = Output Enabled
1	1	PLL1_SS_EN	Enable PLL1s spread modulation, 0 = Spread Disabled, 1 = Spread Enabled
0	1	PLL3_SS_EN	Enable PLL3s spread modulation 0 = Spread Disabled, 1 = Spread Enabled

### Byte 5: Control Register 5

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED

### Byte 6: Control Register 6

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	REF Bit1	REF slew rate control (see Byte 13 for Slew Rate Bit 0 and Bit 2) 0 = High, 1 = Low
4	0	RESERVED	RESERVED
3	0	27MHz Bit 1	27MHz slew rate control (see Byte 13 for Slew Rate Bit 0 and Bit 2) 0 = High, 1 = Low
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED



### Byte 7: Vendor ID

Bit	@Pup	Name	Description
7	0	Rev Code Bit 3	Revision Code Bit 3
6	1	Rev Code Bit 2	Revision Code Bit 2
5	0	Rev Code Bit 1	Revision Code Bit 1
4	0	Rev Code Bit 0	Revision Code Bit 0
3	1	Vendor ID bit 3	Vendor ID Bit 3
2	0	Vendor ID bit 2	Vendor ID Bit 2
1	0	Vendor ID bit 1	Vendor ID Bit 1
0	0	Vendor ID bit 0	Vendor ID Bit 0

### Byte 8: Control Register 8

Bit	@Pup	Name	Description
7	1	Device_ID3	RESERVED
6	0	Device_ID2	RESERVED
5	0	Device_ID1	RESERVED
4	0	Device_ID0	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	1	27M_non-SS_OE	Output enable for 27M_non-SS 0 = Output Disabled, 1 = Output Enabled
0	1	27M_SS_OE	Output enable for 27M_SS 0 = Output Disabled, 1 = Output Enabled

### Byte 9: Control Register 9

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	1	RESERVED	RESERVED
4	0	TEST _MODE_SEL	Test mode select either REF/N or tri-state 0 = All outputs tri-state, 1 = All output REF/N
3	0	TEST_MODE_ENTRY	Allows entry into test mode 0 = Normal Operation, 1 = Enter test mode(s)
2	1	I2C_VOUT<2>	Amplitude configurations differential clocks
1	0	I2C_VOUT<1>	I2C VOUT[2:0]
0	1	I2C_VOUT<0>	000 = 0.30V 001 = 0.40V 010 = 0.50V 011 = 0.60V 100 = 0.70V 101 = 0.80V (default) 110 = 0.90V 111 = 1.00V

### Byte 10: Control Register 10

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED



### Byte 10: Control Register 10 (continued)

Bit	@Pup	Name	Description
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	1	CPU1_STP_CTRL	Enable CPU_STP# control of CPU1 0 = Free running, 1= Stoppable
0	1	CPU0_STP_CTRL	Enable CPU_STP# control of CPU0 0 = Free running, 1= Stoppable

### Byte 11: Control Register 11

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	1	CPU1_iAMT_EN	CPU1 iAMT Clock Enabled 0 = Disabled, 1 = Enabled
1	1	PCI-e_GEN2	PCI-e_Gen2 Compliant 0 = non Gen2, 1= Gen2 Compliant
0	1	RESERVED	RESERVED

### Byte 12: Byte Count

Bit	@Pup	Name	Description
7	0	BC7	Byte count register for block read operation.
6	0	BC6	The default value for Byte count is 15. In order to read beyond Byte 15, the user should change the byte count
5	0	BC5	limit.to or beyond the byte that is desired to be read.
4	0	BC4	
3	1	BC3	
2	1	BC2	
1	1	BC1	
0	1	BC0	

### Byte 13: Control Register 13

Bit	@Pup	Name				Descrip	otion	
7	1	REF_Bit2			-	•	See Byte 6 Bit 5 for R	EF Slew Rate Bit 1 and
6	1	REF_Bit0	Byte 6 Bit 3 for 27MHz Slew Rate Bit 1  Normal mode default '101' Wireless Friendly Mode default to '111'					
5	1	27MHz_NSS_Bit2						
4	1	27MHz_NSS_Bit0	Mode	Bit2	Bit1	Bit0	Buffer Strength	]
3	1	27MHz_SS_Bit2		0	0	0	Strong	
2	1	27MHz_SS_Bit0		0	0	1		
				0	1	0		
				0	1	1		
				1	0	0		
			Default	1	0	1		
				1	1	0	1 ↓	
			Wireless Friendly	1	1	1	Weak	



1	0	RESERVED	RESERVED
0	0	Wireless Friendly mode	Wireless Friendly Mode 0 = Disabled, Default all single-ended clocks slew rate config bits to '101' 1 = Enabled, Default all single-ended clocks slew rate config bits to '111'

#### Byte 14: Control Register 14

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	1	RESERVED	RESERVED
4	0	OTP_4	OTP_ID
3	0	OTP_3	Identification for programmed device
2	0	OTP_2	
1	0	OTP_1	
0	0	OTP_0	

#### Table 4. Pin 6 and 7 Configuration Table

B1b4	B1b3	B1b2	B1b1	Pin7	Pin 8	Spread (%)
0	0	0	0	N/A	N/A	N/A
0	0	0	1	N/A	N/A	N/A
0	0	1	0	27M_NSS	27M_SS	-0.5%
0	0	1	1	27M_NSS	27M_SS	-1%
0	1	0	0	27M_NSS	27M_SS	-1.5%
0	1	0	1	27M_NSS	27M_SS	-2%
0	1	1	0	27M_NSS	27M_SS	-0.75V
0	1	1	1	27M_NSS	27M_SS	-1.25%
1	0	0	0	27M_NSS	27M_SS	-1.75%
1	0	0	1	27M_NSS	27M_SS	+/-0.5%
1	0	1	0	27M_NSS	27M_SS	+/-0.75%
1	0	1	1	N/A	N/A	N/A
1	1	0	0	N/A	N/A	N/A
1	1	0	1	N/A	N/A	N/A
1	1	1	0	N/A	N/A	N/A
1	1	1	1	N/A	N/A	N/A

### Table 5. Output Driver Status during CPU\_STP#

•	_	_	
		CPU_STP# Asserted	SMBus OE Disabled
Single-ended Clocks	Stoppable	Running	Driven low
	Non stoppable	Running	
Differential Clocks	Stoppable	Clock driven high	Clock driven low
		Clock# driven low	
	Non stoppable	Running	



**Table 6. Output Driver Status** 

	All Single-ended Clocks		All Differential Clocks	
	w/o Strap	w/ Strap	Clock	Clock#
PD# = 0 (Power down)	Low	Hi-z	Low	Low

#### PD# (Power down) Clarification

The CKPWRGD/PD# pin is a dual-function pin. During initial power up, the pin functions as CKPWRGD. Once CKPWRGD has been sampled HIGH by the clock chip, the pin assumes PD# functionality. The PD# pin is an asynchronous active LOW input used to shut off all clocks cleanly before shutting off power to the device. This signal is synchronized internally to the device before powering down the clock synthesizer. PD# is also an asynchronous input for powering up the system. When PD# is asserted LOW, clocks are driven to a LOW value and held before turning off the VCOs and the crystal oscillator.

#### PD# (Power down) Assertion

When PD# is sampled LOW by two consecutive rising edges of CPU clocks, all single-ended outputs will be held LOW on

their next HIGH-to-LOW transition and differential clocks must held LOW. When PD# mode is desired as the initial power on state, PD# must be asserted LOW in less than 10  $\mu s$  after asserting CKPWRGD.

#### **PD# Deassertion**

The power up latency is less than 1.8 ms. This is the time from the deassertion of the PD# pin or the ramping of the power supply until the time that stable clocks are generated from the clock chip. All differential outputs stopped in a three-state condition, resulting from are driven high in less than 300  $\mu$ s of PD# deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs are enabled within a few clock cycles of each clock. *Figure 2* is an example showing the relationship of clocks coming up.




Figure 1. Power Down Assertion Timing Waveform




Figure 2. Power Down Deassertion Timing Waveform






Figure 3. CKPWRGD Timing Diagram

#### CPU\_STP# Assertion

The CPU\_STP# signal is an active LOW input used for synchronous stopping and starting the CPU output clocks while the rest of the clock generator continues to function. When the CPU\_STP# pin is asserted, all CPU outputs that are set with the SMBus configuration to be stoppable are stopped within two to six CPU clock periods after sampled by two rising edges of the internal CPUC clock. The final states of the stopped CPU signals are CPUT = HIGH and CPUC = LOW.

#### CPU\_STP# Deassertion

The deassertion of the CPU\_STP# signal causes all stopped CPU outputs to resume normal operation in a synchronous manner. No short or stretched clock pulses are produced when the clock resumes. The maximum latency from the deassertion to active outputs is no more than two CPU clock cycles.




Figure 4. CPU STP# Assertion Waveform




Figure 5. CPU\_STP# Deassertion Waveform



### **Absolute Maximum Conditions**

Parameter	Description	Condition	Min.	Max.	Unit
$V_{DD\_3.3V}$	Main Supply Voltage	Functional	_	4.6	V
$V_{DD\_IO}$	IO Supply Voltage	Functional		4.6	V
V <sub>IN</sub>	Input Voltage	Relative to V <sub>SS</sub>	-0.5	4.6	$V_{DC}$
T <sub>S</sub>	Temperature, Storage	Non-functional	-65	150	°C
T <sub>A</sub>	Temperature, Operating Ambient (Commercial)	Functional	0	85	°C
T <sub>A</sub>	Temperature, Operating Ambient (Industrial)	Functional	-40	85	°C
T <sub>J</sub>	Temperature, Junction	Functional	_	150	°C
$Ø_{ m JC}$	Dissipation, Junction to Case	Functional	_	20	°C/ W
$\emptyset_{JA}$	Dissipation, Junction to Ambient	JEDEC (JESD 51)	_	60	°C/ W
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	JEDEC (JESD 51)	2000	-	V
UL-94	Flammability Rating	JEDEC (JESD 22 - A114)	V-	-0	
MSL	Moisture Sensitivity Level	UL (Class)	1		

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

### **DC Electrical Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
VDD core	3.3V Operating Voltage	3.3 ± 5%	3.135	3.465	V
V <sub>IH</sub>	3.3V Input High Voltage (SE)		2.0	$V_{DD} + 0.3$	V
V <sub>IL</sub>	3.3V Input Low Voltage (SE)		$V_{SS} - 0.3$	8.0	V
V <sub>IHI2C</sub>	Input High Voltage	SDATA, SCLK	2.2	_	V
V <sub>ILI2C</sub>	Input Low Voltage	SDATA, SCLK	_	1.0	V
V <sub>IH_FS</sub>	FS Input High Voltage		0.7	VDD+0.3	V
$V_{IL\_FS}$	FS Input Low Voltage		$V_{SS} - 0.3$	0.35	V
I <sub>IH</sub>	Input High Leakage Current	Except internal pull-down resistors, $0 < V_{IN} < V_{DD}$	_	5	μА
I <sub>IL</sub>	Input Low Leakage Current	Except internal pull-up resistors, 0 < V <sub>IN</sub> < V <sub>DD</sub>	-5	_	μА
V <sub>OH</sub>	3.3V Output High Voltage (SE)	I <sub>OH</sub> = -1 mA	2.4	_	V
V <sub>OL</sub>	3.3V Output Low Voltage (SE)	I <sub>OL</sub> = 1 mA	_	0.4	V
V <sub>DD IO</sub>	Low Voltage IO Supply Voltage		1	3.465	V
I <sub>OZ</sub>	High-impedance Output Current		-10	10	μА
C <sub>IN</sub>	Input Pin Capacitance		1.5	5	pF
C <sub>OUT</sub>	Output Pin Capacitance			6	pF
L <sub>IN</sub>	Pin Inductance		-	7	nΗ
$V_{XIH}$	Xin High Voltage		0.7V <sub>DD</sub>	$V_{DD}$	V
V <sub>XIL</sub>	Xin Low Voltage		0	0.3V <sub>DD</sub>	V
IDD_ <sub>PD</sub>	Power Down Current		-	1	mA
I <sub>DD_3.3V</sub>	Dynamic Supply Current	All outputs enabled. SE clocks with 8" traces. Differential clocks with 7" traces. Loading per CK505 spec.	_	65	mA
I <sub>DD_VDD_IO</sub>	Dynamic Supply Current	All outputs enabled. SE clocks with 8" traces. Differential clocks with 7" traces. Loading per CK505 spec.	_	25	mA



# **AC Electrical Specifications**

Cock source	Parameter	r Description Condition		Min.	Max.	Unit
Description   Content	Crystal					
Cock source	T <sub>DC</sub>	XIN Duty Cycle	duty cycles up to 30/70 but the REF clock	47.5	52.5	%
Toc.	T <sub>PERIOD</sub>	XIN Period		69.841	71.0	ns
LACC         Long-term Accuracy         Measured at VDD/2 differential         — 250         ppn           Clock Input         TDC         CLKIN Duty Cycle         Measured at VDD/2         47         53         %           T <sub>R</sub> T <sub>F</sub> CLKIN Rise and Fall Times         Measured between 0.2V <sub>DD</sub> and 0.8V <sub>DD</sub> 0.5         4.0         V/n           T <sub>CCJ</sub> CLKIN Cycle to Cycle Jitter         Measured at VDD/2         — 250         ps           V <sub>IL</sub> Input Low Voltage         XIN / CLKIN pin         — 350         ps           V <sub>IL</sub> Input Low Voltage         XIN / CLKIN pin         2         VDD-0.3         V           V <sub>IL</sub> Input Low Current         XIN / CLKIN pin, 0 < VIN <0.8         — 20         uA           CPU at 0.7V         T         Top         35         uA           Top         CPUT and CPUC Duty Cycle         Measured at 0V differential         45         55         %           T <sub>PERIOD</sub> D         100 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         7.99925         7.50075         ns           T <sub>PERIOD</sub> DS         133 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         10.02406         10.0260         ns           T	T <sub>R</sub> /T <sub>F</sub>	XIN Rise and Fall Times	Measured between 0.3V <sub>DD</sub> and 0.7V <sub>DD</sub>	-	10.0	ns
ClckIN put	T <sub>CCJ</sub>	XIN Cycle to Cycle Jitter	As an average over 1-μs duration	-	500	ps
Toc	L <sub>ACC</sub>	Long-term Accuracy	Measured at VDD/2 differential	-	250	ppm
T <sub>R</sub> T <sub>F</sub> CLKIN Rise and Fall Times         Measured between 0.2V <sub>DD</sub> and 0.8V <sub>DD</sub> 0.5         4.0         V/n           T <sub>CCJ</sub> CLKIN Cycle to Cycle Jitter         Measured at VDD/2         −         250         ps           T <sub>LTJ</sub> CLKIN Long Term Jitter         Measured at VDD/2         −         350         ps           V <sub>IL</sub> Input Low Voltage         XIN / CLKIN pin         −         0.8         V           V <sub>H</sub> Input High Voltage         XIN / CLKIN pin         2         VDD+0.3         V           I <sub>IL</sub> Input LowCurrent         XIN / CLKIN pin, VIN = VDD         −         35         uA           CPU at 0.7V           T <sub>DC</sub> CPUT and CPUC Duty Cycle         Measured at 0V differential at 0.1s         45         55         %           T <sub>PERIOD</sub> 100 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         7.49925         7.50075         ns           T <sub>PERIODSS</sub> 100 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         7.49925         7.50075         ns           T <sub>PERIODASS</sub> 313 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock         7.41425         7.58575         ns           T <sub>PERIODAS</sub>	Clock Input					
T <sub>CCJ</sub> CLKIN Cycle to Cycle Jitter         Measured at VDD/2         −         250         ps           T <sub>LTJ</sub> CLKIN Long Term Jitter         Measured at VDD/2         −         350         ps           V <sub>IL</sub> Input Low Voltage         XIN / CLKIN pin         −         0.8         V           V <sub>H</sub> Input High Voltage         XIN / CLKIN pin         2         VDD+0.3         V           I <sub>IL</sub> Input High Current         XIN / CLKIN pin, 0 < VIN <0.8         −         20         uA           CPU at 0.7V           TDC         CPUT and CPUC Duty Cycle         Measured at 0V differential         45         55         %           TpERIOD         133 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         9.99900         10.0010         ns           TpERIODSS         100 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         7.49925         7.50075         ns           TpERIODAS         100 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         7.51804         7.51955         ns           TpERIODASs         MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock period, SSC         9.91400         10.0860         ns	T <sub>DC</sub>	CLKIN Duty Cycle	Measured at VDD/2	47	53	%
T_LTJ	T <sub>R</sub> /T <sub>F</sub>	CLKIN Rise and Fall Times	Measured between 0.2V <sub>DD</sub> and 0.8V <sub>DD</sub>	0.5	4.0	V/ns
T <sub>LTJ</sub> CLKIN Long Term Jitter         Measured at VDD/2         —         350         ps           V <sub>IL</sub> Input Low Voltage         XIN / CLKIN pin         —         0.8         V           V <sub>IH</sub> Input Low Current         XIN / CLKIN pin         2         VDD+0.3         V           I <sub>IH</sub> Input Low Current         XIN / CLKIN pin, 0 < VIN <0.8	T <sub>CCJ</sub>	CLKIN Cycle to Cycle Jitter	Measured at VDD/2	_	250	ps
ViH		CLKIN Long Term Jitter	Measured at VDD/2	_	350	ps
Input LowCurrent	V <sub>IL</sub>	Input Low Voltage	XIN / CLKIN pin	-	8.0	V
I <sub>IL</sub>   Input LowCurrent   XIN / CLKIN pin, 0 < VIN < 0.8   −   20   uA     I <sub>IH</sub>   Input HighCurrent   XIN / CLKIN pin, 0 < VIN < 0.8   −   35   uA     CPU at 0.7V     T <sub>DC</sub>   CPUT and CPUC Duty Cycle   Measured at 0V differential   45   55   5   5     T <sub>PERIOD</sub>   100 MHz CPUT and CPUC Period   Measured at 0V differential at 0.1s   9.99900   10.00100   ns     T <sub>PERIOD</sub>   133 MHz CPUT and CPUC Period   Measured at 0V differential at 0.1s   7.49925   7.50075   ns     T <sub>PERIODSS</sub>   100 MHz CPUT and CPUC Period   Measured at 0V differential at 0.1s   10.02406   10.02607   ns     T <sub>PERIODSS</sub>   133 MHz CPUT and CPUC Period, SSC   Measured at 0V differential at 0.1s   7.51804   7.51955   ns     T <sub>PERIODAbs</sub>   100 MHz CPUT and CPUC Absolute   Measured at 0V differential at 1 clock   9.91400   10.0860   ns     T <sub>PERIODAbs</sub>   133 MHz CPUT and CPUC Absolute   Measured at 0V differential at 1 clock   9.91400   10.0860   ns     T <sub>PERIODSSAbs</sub>   100 MHz CPUT and CPUC Absolute   Measured at 0V differential at 1 clock   9.914063   10.1362   ns     T <sub>PERIODSSAbs</sub>   100 MHz CPUT and CPUC Absolute   Measured at 0V differential at 1 clock   9.914063   10.1362   ns     T <sub>PERIODSSAbs</sub>   133 MHz CPUT and CPUC Absolute   Measured at 0V differential at 1 clock   9.914063   10.1362   ns     T <sub>PERIODSSAbs</sub>   133 MHz CPUT and CPUC Absolute   Measured at 0V differential at 1 clock   9.914063   10.1362   ns     T <sub>PERIODSSAbs</sub>   133 MHz CPUT and CPUC Absolute   Measured at 0V differential at 1 clock   9.914063   10.1362   ns     T <sub>PERIODSSAbs</sub>   133 MHz CPUT and CPUC Absolute   Measured at 0V differential at 1 clock   9.914063   10.1362   ns     T <sub>PERIODSSAbs</sub>   133 MHz CPUT and CPUC Absolute   Measured at 0V differential   −   85   ps     Skew   CPU0 to Cycle Jitter   Measured at 0V differential   −   100   ps     T <sub>PERIODSSAbs</sub>   133 MHz CPUT and CPUC Absolute   Measured at 0V differential   −   100   ps     T <sub>PERIODSSAbs</sub>   133 MHz CPUT Absolute   130 MHz CPUT Absolute   130 MHz CPUT Absolute   130 MHz CPUT Absolute   130 MHz CPUT Abs	V <sub>IH</sub>	Input High Voltage	XIN / CLKIN pin	2	VDD+0.3	V
In		Input LowCurrent	XIN / CLKIN pin, 0 < VIN <0.8	_	20	uA
TDC         CPUT and CPUC Duty Cycle         Measured at 0V differential         45         55         %           TpERIOD         100 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         9.99900         10.00100         ns           TpERIOD         133 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         7.49925         7.50075         ns           TpERIODSS         100 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         10.02406         10.02607         ns           TpERIODAbs         100 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 0.1s         7.51804         7.51955         ns           TpERIODAbs         130 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock         9.91400         10.0860         ns           TpERIODASAbs         133 MHz CPUT and CPUC Absolute period, SSC         Measured at 0V differential at 1 clock         7.41425         7.58575         ns           TpERIODSSAbs         133 MHz CPUT and CPUC Absolute period, SSC         Measured at 0V differential at 1 clock         9.914063         10.1362         ns           TcCJ         CPU Cycle to Cycle Jitter         Measured at 0V differential         —         85         ps           Skew         CPU Oycle to Cycle Jitter         Measured at		Input HighCurrent	XIN / CLKIN pin, VIN = VDD	_	35	uA
TPERIOD         100 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         9.99900         10.00100         ns           TPERIOD         133 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         7.49925         7.50075         ns           TPERIODSS         100 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         10.02406         10.02607         ns           TPERIODABS         133 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1.clock period         9.91400         10.0860         ns           TPERIODABS         133 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock period         7.41425         7.58575         ns           TPERIODASABS         100 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock period         7.41425         7.58575         ns           TPERIODSSABS         133 MHz CPUT and CPUC Absolute period, SSC         Measured at 0V differential at 1 clock period, SSC         9.914063         10.1362         ns           TCCJ         CPU Cycle to Cycle Jitter         Measured at 0V differential at 1 clock period, SSC         7.41430         7.62340         ns           Rew         CPU0 to CPU1 skew         Measured at 0V differential         —         85         ps           Skew	CPU at 0.7V				<u> </u>	<u> </u>
Tperiod         100 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         9.99900         10.00100         ns           Tperiod         133 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         7.49925         7.50075         ns           Tperiodss         100 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         10.02406         10.02607         ns           Tperiodss         133 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1.1s         7.51804         7.51955         ns           Tperiodabs         133 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock period         9.91400         10.0860         ns           Tperiodabs         133 MHz CPUT and CPUC Absolute period, SSC         Measured at 0V differential at 1 clock period, SSC         7.41425         7.58575         ns           Tperiodssabs         133 MHz CPUT and CPUC Absolute period, SSC         Measured at 0V differential at 1 clock period, SSC         9.914063         10.1362         ns           TccJ         CPU Cycle to Cycle Jitter         Measured at 0V differential at 1 clock         7.41430         7.62340         ns           Skew         CPU0 to CPU1 skew         Measured at 0V differential         —         85         ps           Lacc         Long-term	T <sub>DC</sub>	CPUT and CPUC Duty Cycle	Measured at 0V differential	45	55	%
TpeRIOD         133 MHz CPUT and CPUC Period         Measured at 0V differential at 0.1s         7.49925         7.50075         ns           TpeRIODSS         100 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         10.02406         10.02607         ns           TpeRIODSS         133 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         7.51804         7.51955         ns           TpeRIODAbs         100 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock period         9.91400         10.0860         ns           TpeRIODAbs         133 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock period         7.41425         7.58575         ns           TpeRIODSSAbs         100 MHz CPUT and CPUC Absolute period, SSC         Measured at 0V differential at 1 clock period, SSC         9.914063         10.1362         ns           TcCJ         CPU Cycle to Cycle Jitter         Measured at 0V differential at 1 clock period, SSC         7.41430         7.62340         ns           TcCJ         CPU Cycle to Cycle Jitter         Measured at 0V differential         -         85         ps           Skew         CPU0 to CPU1 skew         Measured at 0V differential         -         100         pp           Lacc         Long-term Accuracy         M		100 MHz CPUT and CPUC Period	Measured at 0V differential at 0.1s	9.99900	10.00100	ns
TPERIODSS         100 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         10.02406         10.02607         ns           TPERIODSS         133 MHz CPUT and CPUC Period, SSC         Measured at 0V differential at 0.1s         7.51804         7.51955         ns           TPERIODAbs         100 MHz CPUT and CPUC Absolute period         Measured at 0V differential at 1 clock period         9.91400         10.0860         ns           TPERIODAbs         133 MHz CPUT and CPUC Absolute period, SSC         Measured at 0V differential at 1 clock period, SSC         7.41425         7.58575         ns           TPERIODSSAbs         100 MHz CPUT and CPUC Absolute period, SSC         Measured at 0V differential at 1 clock period, SSC         9.914063         10.1362         ns           TCCJ         CPU Tand CPUC Absolute period, SSC         Measured at 0V differential at 1 clock period, SSC         7.41430         7.62340         ns           TCCJ         CPU Cycle to Cycle Jitter         Measured at 0V differential         —         85         ps           Skew         CPU0 to CPU1 skew         Measured at 0V differential         —         100         ps           Lacc         Long-term Accuracy         Measured at 0V differential period         —         10         pr           T <sub>R</sub> /T <sub>F</sub> CPU Rising/Falling Slew rate		133 MHz CPUT and CPUC Period	Measured at 0V differential at 0.1s	7.49925	7.50075	ns
TPERIODSS133 MHz CPUT and CPUC Period, SSCMeasured at 0V differential at 0.1s7.518047.51955nsTPERIODAbs100 MHz CPUT and CPUC Absolute periodMeasured at 0V differential at 1 clock period9.9140010.0860nsTPERIODAbs133 MHz CPUT and CPUC Absolute period, SSCMeasured at 0V differential at 1 clock period, SSC7.414257.58575nsTPERIODSSAbs100 MHz CPUT and CPUC Absolute period, SSCMeasured at 0V differential at 1 clock period, SSC9.91406310.1362nsTPERIODSSAbs133 MHz CPUT and CPUC Absolute period, SSCMeasured at 0V differential at 1 clock period, SSC7.414307.62340nsTCCJCPU Cycle to Cycle JitterMeasured at 0V differential-85psSkewCPU0 to CPU1 skewMeasured at 0V differential-100psLACCLong-term AccuracyMeasured at 0V differential-100ppnTRYTFCPU Rising/Falling Slew rateMeasured differentially from ±150 mV2.58V/nTRFMRise/Fall MatchingMeasured single-endedly from ±75 mV-20%VHGHVoltage High1.15VVoxCrossing Point Voltage at 0.7V Swing300550mVSRC at 0.7VTDCSRC Duty CycleMeasured at 0V differential at 0.1s9.9990010.0010nsTPERIODAbs100 MHz SRC PeriodMeasured at 0V differential at 0.1s10.0240610.02607nsTPERIODAbs100 MHz SRC Absolute Period <td>-</td> <td>100 MHz CPUT and CPUC Period, SSC</td> <td>Measured at 0V differential at 0.1s</td> <td>10.02406</td> <td>10.02607</td> <td>ns</td>	-	100 MHz CPUT and CPUC Period, SSC	Measured at 0V differential at 0.1s	10.02406	10.02607	ns
TPERIODAbs100 MHz CPUT and CPUC Absolute periodMeasured at 0V differential at 1 clock period9.9140010.0860nsTPERIODAbs133 MHz CPUT and CPUC Absolute period, SSCMeasured at 0V differential at 1 clock period, SSC7.414257.58575nsTPERIODSSAbs period, SSC100 MHz CPUT and CPUC Absolute period, SSCMeasured at 0V differential at 1 clock period, SSC9.91406310.1362nsTPERIODSSAbs SkewCPU Cycle to Cycle JitterMeasured at 0V differential at 1 clock period, SSC7.414307.62340nsTCCJCPU Cycle to Cycle JitterMeasured at 0V differential-85psSkewCPU0 to CPU1 skewMeasured at 0V differential-100psLACCLong-term AccuracyMeasured at 0V differential-100ppnTRYTFCPU Rising/Falling Slew rateMeasured differentially from ±150 mV2.58V/nTRFMRise/Fall MatchingMeasured single-endedly from ±75 mV-20%VHIGHVoltage High1.15VVOXCrossing Point Voltage at 0.7V Swing300550mvSRC at 0.7VTDCSRC Duty CycleMeasured at 0V differential at 0.1s9.9990010.0010nsTPERIODS100 MHz SRC PeriodMeasured at 0V differential at 0.1s10.0240610.02607nsTPERIODAbs100 MHz SRC Absolute PeriodMeasured at 0V differential at 1 clock9.8740010.1260ns	_	133 MHz CPUT and CPUC Period, SSC	Measured at 0V differential at 0.1s	7.51804	7.51955	ns
period  TPERIODSSAbs   100 MHz CPUT and CPUC Absolute period, SSC   133 MHz CPUT and CPUC Absolute period, SSC   134 MHz CPUT and CPUC Absolute period, SSC   135 MHz CPUT and CPUC Absolute period, SSC   135 MHz CPUT and CPUC Absolute period, SSC   136 MHz SKC PUT and CPUC Absolute   136 Measured at 0V differential   -	T <sub>PERIODAbs</sub>		Measured at 0V differential at 1 clock	9.91400	10.0860	ns
period, SSC  TPERIODSSAbs 133 MHz CPUT and CPUC Absolute period, SSC  TCCJ CPU Cycle to Cycle Jitter Measured at 0V differential 1 clock period, SSC  Skew CPU0 to CPU1 skew Measured at 0V differential — 85 ps  LACC Long-term Accuracy Measured at 0V differential — 100 ppn  TR / TF CPU Rising/Falling Slew rate Measured differentially from ±150 mV 2.5 8 V/nc  TRFM Rise/Fall Matching Measured single-endedly from ±75 mV — 20 %  VHIGH Voltage High — 1.15 V  VOX Crossing Point Voltage at 0.7V Swing 300 550 mV  SRC at 0.7V  TDC SRC Duty Cycle Measured at 0V differential at 0.1s 9.99900 10.0010 ns  TPERIODS 100 MHz SRC Period Measured at 0V differential at 0.1s 10.02406 10.02607 ns  TPERIODABS 100 MHz SRC Period Measured at 0V differential at 1 clock 9.87400 10.1260 ns	T <sub>PERIODAbs</sub>		Measured at 0V differential at 1 clock	7.41425	7.58575	ns
period, SSC  T <sub>CCJ</sub> CPU Cycle to Cycle Jitter Measured at 0V differential – 85 ps Skew CPU0 to CPU1 skew Measured at 0V differential – 100 ps L <sub>ACC</sub> Long-term Accuracy Measured at 0V differential – 100 ppn T <sub>R</sub> / T <sub>F</sub> CPU Rising/Falling Slew rate Measured differentially from ±150 mV 2.5 8 V/n: T <sub>RFM</sub> Rise/Fall Matching Measured single-endedly from ±75 mV – 20 % V <sub>HIGH</sub> Voltage High 1.15 V V <sub>LOW</sub> Voltage Low –0.3 – V V <sub>OX</sub> Crossing Point Voltage at 0.7V Swing 300 550 mV SRC at 0.7V T <sub>DC</sub> SRC Duty Cycle Measured at 0V differential 45 55 % T <sub>PERIOD</sub> 100 MHz SRC Period Measured at 0V differential at 0.1s 9.99900 10.0010 ns T <sub>PERIODAbs</sub> 100 MHz SRC Absolute Period Measured at 0V differential at 1 clock 9.87400 10.1260 ns	T <sub>PERIODSSAbs</sub>		Measured at 0V differential at1 clock	9.914063	10.1362	ns
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	T <sub>PERIODSSAbs</sub>		Measured at 0V differential at1 clock	7.41430	7.62340	ns
LACCLong-term AccuracyMeasured at 0V differential—100ppn $T_R/T_F$ CPU Rising/Falling Slew rateMeasured differentially from ±150 mV2.58V/n $T_{RFM}$ Rise/Fall MatchingMeasured single-endedly from ±75 mV—20% $V_{HIGH}$ Voltage High—1.15V $V_{COW}$ Voltage Low——0.3—V $V_{OX}$ Crossing Point Voltage at 0.7V Swing300550mVSRC at 0.7V $T_{DC}$ SRC Duty CycleMeasured at 0V differential4555% $T_{PERIOD}$ 100 MHz SRC PeriodMeasured at 0V differential at 0.1s9.9990010.0010ns $T_{PERIODAbs}$ 100 MHz SRC Absolute PeriodMeasured at 0V differential at 1 clock9.8740010.1260ns $T_{PERIODAbs}$ 100 MHz SRC Absolute PeriodMeasured at 0V differential at 1 clock9.8740010.1260ns	T <sub>CCJ</sub>	CPU Cycle to Cycle Jitter	Measured at 0V differential	-	85	ps
$T_R/T_F$ CPU Rising/Falling Slew rate Measured differentially from ±150 mV 2.5 8 V/ns $T_{RFM}$ Rise/Fall Matching Measured single-endedly from ±75 mV - 20 % VHIGH Voltage High 1.15 V $V_{LOW}$ Voltage Low -0.3 - V $V_{OX}$ Crossing Point Voltage at 0.7V Swing 300 550 mV $V_{DC}$ SRC at 0.7V $V_{DC}$ SRC Duty Cycle Measured at 0V differential 45 55 % $V_{DC}$ The period Measured at 0V differential at 0.1s 9.99900 10.0010 ns $V_{DC}$ The period Measured at 0V differential at 0.1s 10.02406 10.02607 ns $V_{DC}$ The period Measured at 0V differential at 1 clock 9.87400 10.1260 ns	Skew	CPU0 to CPU1 skew	Measured at 0V differential	_	100	ps
$T_{RFM} \qquad \text{Rise/Fall Matching} \qquad \text{Measured single-endedly from } \pm 75 \text{ mV} \qquad - \qquad 20 \qquad \%$ $V_{HIGH} \qquad \text{Voltage High} \qquad \qquad 1.15 \qquad \text{V}$ $V_{LOW} \qquad \text{Voltage Low} \qquad \qquad -0.3 \qquad - \qquad \text{V}$ $V_{OX} \qquad \text{Crossing Point Voltage at } 0.7 \text{V Swing} \qquad \qquad 300 \qquad 550 \qquad \text{mV}$ $SRC \text{ at } 0.7 \text{V}$ $T_{DC} \qquad \text{SRC Duty Cycle} \qquad \text{Measured at 0V differential} \qquad 45 \qquad 55 \qquad \%$ $T_{PERIOD} \qquad 100 \text{ MHz SRC Period} \qquad \text{Measured at 0V differential at } 0.1 \text{s} \qquad 9.99900 \qquad 10.0010  \text{ns}$ $T_{PERIODSS} \qquad 100 \text{ MHz SRC Period, SSC} \qquad \text{Measured at 0V differential at } 0.1 \text{s} \qquad 10.02406 \qquad 10.02607  \text{ns}$ $T_{PERIODAbs} \qquad 100 \text{ MHz SRC Absolute Period} \qquad \text{Measured at 0V differential at } 1 \text{ clock} \qquad 9.87400 \qquad 10.1260  \text{ns}$	L <sub>ACC</sub>	Long-term Accuracy	Measured at 0V differential	-	100	ppm
VHIGH         Voltage High         1.15         V           VLOW         Voltage Low         -0.3         -         V           VOX         Crossing Point Voltage at 0.7V Swing         300         550         mV           SRC at 0.7V           T <sub>DC</sub> SRC Duty Cycle         Measured at 0V differential         45         55         %           T <sub>PERIOD</sub> 100 MHz SRC Period         Measured at 0V differential at 0.1s         9.99900         10.0010         ns           T <sub>PERIODAbs</sub> 100 MHz SRC Absolute Period         Measured at 0V differential at 1 clock         9.87400         10.1260         ns           T <sub>PERIODAbs</sub> 100 MHz SRC Absolute Period         Measured at 0V differential at 1 clock         9.87400         10.1260         ns	T <sub>R</sub> / T <sub>F</sub>	CPU Rising/Falling Slew rate	Measured differentially from ±150 mV	2.5	8	V/ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	T <sub>RFM</sub>	Rise/Fall Matching	Measured single-endedly from ±75 mV	_	20	%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{HIGH}$	Voltage High			1.15	V
VOXCrossing Point Voltage at 0.7V Swing300550mVSRC at 0.7VTDCSRC Duty CycleMeasured at 0V differential4555%TPERIOD100 MHz SRC PeriodMeasured at 0V differential at 0.1s9.9990010.0010nsTPERIODSS100 MHz SRC Period, SSCMeasured at 0V differential at 0.1s10.0240610.02607nsTPERIODAbs100 MHz SRC Absolute PeriodMeasured at 0V differential at 1 clock9.8740010.1260ns		Voltage Low		-0.3	-	V
TDCSRC Duty CycleMeasured at 0V differential4555%TPERIOD100 MHz SRC PeriodMeasured at 0V differential at 0.1s9.9990010.0010nsTPERIODSS100 MHz SRC Period, SSCMeasured at 0V differential at 0.1s10.0240610.02607nsTPERIODAbs100 MHz SRC Absolute PeriodMeasured at 0V differential at 1 clock9.8740010.1260ns		Crossing Point Voltage at 0.7V Swing		300	550	mV
T <sub>PERIOD</sub> 100 MHz SRC Period Measured at 0V differential at 0.1s 9.99900 10.0010 ns T <sub>PERIODSS</sub> 100 MHz SRC Period, SSC Measured at 0V differential at 0.1s 10.02406 10.02607 ns T <sub>PERIODAbs</sub> 100 MHz SRC Absolute Period Measured at 0V differential at 1 clock 9.87400 10.1260 ns	SRC at 0.7V					
$T_{PERIOD}$ 100 MHz SRC Period Measured at 0V differential at 0.1s 9.99900 10.0010 ns $T_{PERIODSS}$ 100 MHz SRC Period, SSC Measured at 0V differential at 0.1s 10.02406 10.02607 ns $T_{PERIODAbs}$ 100 MHz SRC Absolute Period Measured at 0V differential at 1 clock 9.87400 10.1260 ns	T <sub>DC</sub>	SRC Duty Cycle	Measured at 0V differential	45	55	%
T <sub>PERIODSS</sub> 100 MHz SRC Period, SSC Measured at 0V differential at 0.1s 10.02406 10.02607 ns T <sub>PERIODAbs</sub> 100 MHz SRC Absolute Period Measured at 0V differential at 1 clock 9.87400 10.1260 ns		100 MHz SRC Period	Measured at 0V differential at 0.1s	9.99900	10.0010	ns
T <sub>PERIODAbs</sub> 100 MHz SRC Absolute Period Measured at 0V differential at 1 clock 9.87400 10.1260 ns	_	100 MHz SRC Period, SSC	Measured at 0V differential at 0.1s	10.02406	10.02607	ns
T	_	100 MHz SRC Absolute Period	Measured at 0V differential at 1 clock	9.87400	10.1260	ns
	-	100 MHz SRC Absolute Period, SSC	Measured at 0V differential at 1 clock	9.87406	10.1762	ns



# **AC Electrical Specifications** (continued)

Parameter	Description	Condition	Min.	Max.	Unit
T <sub>SKEW(window)</sub>	Any SRC Clock Skew from the earliest bank to the latest bank	Measured at 0V differential	-	3.0	ns
T <sub>CCJ</sub>	SRC Cycle to Cycle Jitter	Measured at 0V differential	_	125	ps
RMS <sub>GEN1</sub>	Output PCIe* Gen1 REFCLK phase jitter	BER = 1E-12 (including PLL BW 8 - 16 MHz, $\zeta$ = 0.54, Td=10 ns, Ftrk=1.5 MHz)	0	108	ps
RMS <sub>GEN2</sub>	Output PCle* Gen2 REFCLK phase jitter	Includes PLL BW 8 - 16 MHz, Jitter Peaking = 3dB, ζ = 0.54, Td=10 ns), Low Band, F < 1.5MHz	0	3.0	ps
RMS <sub>GEN2</sub>	Output PCle* Gen2 REFCLK phase jitter	Includes PLL BW 8 - 16 MHz, Jitter Peaking = 3dB, ζ = 0.54, Td=10 ns), Low Band, F < 1.5MHz	0	3.1	ps
L <sub>ACC</sub>	SRC Long Term Accuracy	Measured at 0V differential	_	100	ppm
T <sub>R</sub> / T <sub>F</sub>	SRC Rising/Falling Slew Rate	Measured differentially from ±150 mV	2.5	8	V/ns
T <sub>RFM</sub>	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
$V_{HIGH}$	Voltage High			1.15	V
$V_{LOW}$	Voltage Low		-0.3	-	V
V <sub>OX</sub>	Crossing Point Voltage at 0.7V Swing		300	550	mV
DOT96 at 0.7\	i				
T <sub>DC</sub>	DOT96 Duty Cycle	Measured at 0V differential	45	55	%
T <sub>PERIOD</sub>	DOT96 Period	Measured at 0V differential at 0.1s	10.4156	10.4177	ns
T <sub>PERIODAbs</sub>	DOT96 Absolute Period	Measured at 0V differential at 0.1s	10.1656	10.6677	ns
T <sub>CCJ</sub>	DOT96 Cycle to Cycle Jitter	Measured at 0V differential at 1 clock	_	250	ps
L <sub>ACC</sub>	DOT96 Long Term Accuracy	Measured at 0V differential at 1 clock	_	100	ppm
T <sub>R</sub> / T <sub>F</sub>	DOT96 Rising/Falling Slew Rate	Measured differentially from ±150 mV	2.5	8	V/ns
T <sub>RFM</sub>	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
$V_{HIGH}$	Voltage High			1.15	V
$V_{LOW}$	Voltage Low		-0.3	_	V
V <sub>OX</sub>	Crossing Point Voltage at 0.7V Swing		300	550	mV
27M_NSS/27_	SS at 3.3V				
T <sub>DC</sub>	Duty Cycle	Measurement at 1.5V	45	55	%
T <sub>PERIOD</sub>	Spread 27M Period	Measurement at 1.5V	37.03594	37.03813	ns
	Spread Enabled 27M Period	Measurement at 1.5V	37.12986	37.13172	ns
T <sub>R</sub> / T <sub>F</sub>	Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns
T <sub>CCJ</sub>	Cycle to Cycle Jitter	Measurement at 1.5V	-	300	ps
L <sub>ACC</sub>	27_M Long Term Accuracy	Measured at crossing point V <sub>OX</sub>	_	50	ppm
REF					
T <sub>DC</sub>	REF Duty Cycle	Measurement at 1.5V	45	55	%
T <sub>PERIOD</sub>	REF Period	Measurement at 1.5V	69.82033	69.86224	ns
T <sub>PERIODAbs</sub>	REF Absolute Period	Measurement at 1.5V	68.83429	70.84826	ns
T <sub>HIGH</sub>	REF High time	Measurement at 2V	29.97543	38.46654	ns
$T_{LOW}$	REF Low time	Measurement at 0.8V	29.57543	38.26654	ns
T <sub>R</sub> / T <sub>F</sub>	REF Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns



# **AC Electrical Specifications** (continued)

Parameter	Description	Condition	Min.	Max.	Unit		
T <sub>CCJ</sub>	REF Cycle to Cycle Jitter	Measurement at 1.5V	=	1000	ps		
L <sub>ACC</sub>	Long Term Accuracy	Measurement at 1.5V	_	100	ppm		
ENABLE/DISA	ENABLE/DISABLE and SET-UP						
T <sub>STABLE</sub>	Clock Stabilization from Power-up		_	1.8	ms		
T <sub>SS</sub>	Stopclock Set-up Time		10.0	_	ns		



#### **Test and Measurement Set-up**

#### For Reference Clock

The following diagram shows the test load configurations for the single-ended REF output signal.




Figure 6. Single-ended REF Triple Load Configuration




Figure 7. Single-ended Output Signals (for AC Parameters Measurement)

#### For Differential Clock Signals

This diagram shows the test load configuration for the differential clock signals




Figure 8. 0.7V Differential Load Configuration






Figure 9. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)





Figure 10. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)




#### **Ordering Information**

Part Number	Part Number Package Type	
Lead-free		
SL28748ELC	32-pin QFN	Commercial, 0° to 85°C
SL28748ELCT	32-pin QFN–Tape and Reel	Commercial, 0° to 85°C
SL28748ELI	32-pin QFN	Industrial, -40° to 85°C
SL28748ELIT	32-pin QFN-Tape and Reel	Industrial, -40° to 85°C



#### **Package Diagrams**

#### 32-Lead QFN 5x 5mm (Saw Version)





#### **Document History Page**

Document Title: SL28748 PC EProClock® Generator for Intel Calpella Chipset DOC#: SP-AP-0017 (Pay AA)

DOC#.	SP-AP-	JUIT (NEV.	AA)
		-	

REV.	ECR#	Issue Date	Orig. of Change	Description of Change
1.0		10/09/08	JMA	Initial Release
1.1		10/23/08	JMA	Changed operating temperature to 0-85C     Re-aligned ordering part number description
1.2		1/27/09	JMA	1. Updated Rev. ID 2. Updated definition of Byte 6 bit 5 and 3 3. Updated Byte 13 and single-ended slew rate table 4. Updated Byte 14 5. Updated Feature description 6. Added less than symbol in power consumption value 7. Updated ordering part number 8. Changed package information 9. Changed Wireless Friendly Mode to 111
1.3		3/16/09	JMA	Added PC EProClock <sup>®</sup> Programmed Technology in Feature section     Updated Block Diagram     Updated 27MHz slew rate measurement window     Updated power consumption
1.4		3/25/09	JMA	Updated Package information removed punch version with saw version     Updated Period at 100MHz for CPU clocks     Updated Revision ID     Added Power down Spec     Added PC EProClock® Technology description     Added CPU Skew
1.5		6/03/09	JMA	1. Updated Revision ID 2. Removed 3-bit differential slew rate 3. Removed 0.1s from CPU duty cycle spec 4. Changed SATA PLL2 to PLL4 5. Updated IDD measurement condition
1.6		10/16/09	JMA	1. Removed the word "Preliminary" 2. Added Note in package diagram 3. Updated text content 4. Added information on trace length in Figure 8 5. Removed CPU Driven Figures 6. Edited CK_PWRGD to CKPWRGD
AA	1456	05/18/10	JMA	1. Updated MIL-STD to Jedec Standard 2. Updated VDD_IO spec to 4.6V maximum value 3. Combined Commercial and Industrial 4. Changed Revision to be ISO compliant 5. Removed refernce to Application Note#25. 6. Added feature for clock input 7. Removed skew data on REF clock

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.