imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Ultra-small 7.8 m Ω 4 A Load Switch with Discharge


General Description

The SLG5NV1430V is a 7.8 m Ω 4 A single-channel load switch that is able to switch 1 to 5 V power rails. The product is packaged in an ultra-small 1.5 x 2.0 mm package.

Features


- 1.5 x 2.0 mm FC-TDFN 8L package (2 fused pins for drain and 2 fused pins for source)
- Logic level ON pin capable of supporting 0.85 V CMOS Logic
- User selectable ramp rate with external capacitor
- 7.8 m Ω RDS_{ON}while supporting 4 A
- Discharges load when off
- Two Over Current Protection Modes
- Short Circuit Current Limit
 - Active Current Limit
- Over Temperature Protection
- Pb-Free / Halogen-Free / RoHS compliant
- Operating Temperature: -20 °C to 70 °C
- Operating Voltage: 2.5 V to 5.5 V

Pin Configuration



Applications

- Notebook Power Rail Switching
- Tablet Power Rail Switching
- Smartphone Power Rail Switching



Block Diagram



Pin Description

Pin #	Pin Name	Туре	Pin Description	
1	VDD	PWR	VDD power for load switch control (2.5 V to 5.5 V)	
2	ON	Input	Turns MOSFET ON (4 M Ω pull down resistor) CMOS input with VIL < 0.3 V, VIH > 0.85 V	
3	D	MOSFET	Drain of Power MOSFET (fused with pin 4)	
4	D	MOSFET	Drain of Power MOSFET (fused with pin 3)	
5	S	MOSFET	Source of Power MOSFET (fused with pin 6)	
6	S	MOSFET	Source of Power MOSFET (fused with pin 5)	
7	CAP	Input	Capacitor for controlling power rail ramp rate	
8	GND	GND	Ground	

Ordering Information

Part Number	Туре	Production Flow
SLG5NV1430V	FC-TDFN 8L	Commercial, -20 °C to 70 °C
SLG5NV1430VTR	FC-TDFN 8L (Tape and Reel)	Commercial, -20 °C to 70 °C



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply				7	V
Τ _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
W _{DIS}	Package Power Dissipation				1	W
MOSFET IDS _{PK}	Peak Current from Drain to Source	For no more than 1 ms with 1% duty cycle			6	Α
Note: Stresses gre	eater than those listed under "Absolute N	laximum Ratings" may cause permanent damag	e to the d	levice. Th	is is a stre	ess rating

only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 T_A = -20 to 70 °C (unless otherwise stated)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply Voltage	-20 to 70°C	2.5		5.5	V
1	Power Supply Current (DIN 1)	when OFF			1	μA
I _{DD}	Power Supply Current (PIN 1)	when ON, No load		70	5.5 1 100 8.5 9.6 4 V _{DD} 500 le 1 V _{DD} 500 1 0.3	μA
DDC	Static Drain to Source	T _A 25°C @ 100 mA		7.8	8.5	mΩ
RDS _{ON}	ON Resistance	T _A 70°C @ 100 mA		8.5	9.6	mΩ
IDS	Operating Current	V _D = 1.0 V to 5.5 V			4	Α
VD	Drain Voltage		1.0		V _{DD}	V
T _{ON_Delay}	ON pin Delay Time	50% ON to Ramp Begin	0	300	500	μs
		50% ON to 90% V _S	Co	onfigurable	e ¹	ms
T _{Total_ON}	Total Turn On Time	Example: CAP (PIN 7) = 4 nF, V_{DD} = V_D = 5 V, Source_Cap = 10 μ F, IDS = 100 mA		1.96		ms
		10% $V_{\rm S}$ to 90% $V_{\rm S}$	Configurable ¹			V/ms
T _{SLEWRATE}	Slew Rate	Example: CAP (PIN 7) = 4 nF, V_{DD} = V_D = 5 V, Source_Cap = 10 μ F, IDS = 100 mA		3.0		V/ms
CAP _{SOURCE}	Source Cap	Source to GND			500	μF
R _{DIS}	Discharge Resistance		100	150	300	Ω
ON_V _{IH}	High Input Voltage on ON pin		0.85		V _{DD}	V
ON_V_{IL}	Low Input Voltage on ON pin		-0.3	0	0.3	V
I	Active Current Limit	MOSFET will automatically limit current when $V_S > 250 \text{ mV}$		6.0		Α
I _{LIMIT}	Short Circuit Current Limit	MOSFET will automatically limit current when $V_S < 250 \text{ mV}$		0.5		Α
THERMON	Thermal shutoff turn-on temperature			125		°C
THERM _{OFF}	Thermal shutoff turn-off temperature			100		°C
THERM _{TIME}	Thermal shutoff time				1	ms
T _{OFF_Delay}	OFF Delay Time	50% ON to V _S Fall, V _{DD} = V _D = 5 V			15	μs
T _{FALL}	V _S Fall Time	90% V _S to 10% V _S , V _{DD} = V _D = 5 V		TBD		μs

1. Refer to table for configuration details.



SLG5NV1430V Turn ON

The normal power on sequence is first VDD, with VD only being applied after VDD is > 1 V, and then ON after VD is at least 90% of final value. The normal power off sequence is the power on sequence in reverse.

If VDD and VD are turned on at the same time then it is possible that a voltage glitch will appear on VS before VDD achieves 1V which is the VT of the main MOSFET. The size of the glitch is dependent on source and drain capacitance loading and the ramp rate of VDD & VD.

SLG5NV1430V Turn ON

The VS ramp follows a linear path, not an RC limitation provided the ramp is slow enough to not be current limited by load capacitance.

SLG5NV1430V Current Limiting

The SLG5NV1430V has two forms of current limiting.

Standard Current Limiting Mode

Current is measured by mirroring the current through the main MOSFET. The mirrored current is then sent through a resistor creating a voltage V(i) proportional to the MOSFET current. The V(i) is then compared with a Band Gap voltage V(BG). If V(i) exceeds the Band Gap voltage then the voltage V(g) on the gate of the main MOSFET is reduced. The V(g) continues to drop until V(i) < V(BG). This response is a closed loop response and is therefore very fast and current limits in less than a few micro-seconds. There is no difference between peak or constant current limit.

Temperature Cutoff

However, as the V(g) drops the Rds(ON) of the main MOSFET will increase, thus limiting the current, but also increasing the power dissipation of the IC. The IC is very small and cannot dissipate much power. Therefore, if a current limit condition is sustained the IC will heat up. If the temperature exceeds approximately 120°C, then V(g) will be brought low completely shutting off the main MOSFET. As the die cools the MOSFET will be turned back on at 100°C.


If the current limiting condition has not been mitigated then the die will again heat up to 120°C and the process will repeat.

Short Circuit Current Limiting Mode


When V(S) < 250 mV, which is the case if there is a solder bridge during the manufacturing process or a hard short on the power rail, then the current is limited to approximately 500 mA. This current limit is accomplished in the same manner as the Standard Current Limiting Mode with the exception that the current mirror is 15x greater. Because the current mirror is so much larger, a 15x smaller main MOSFET current is required to generate the same V(i). If V(S) rises above approximately 250 mV, then this mode is automatically switched out.



$T_{Total ON}$ vs. CAP @ V_{DD} = 3.3 V




$T_{Total ON}$ vs. CAP @ V_{DD} = 5.0 V




SLG5NV1430V T_{Total_ON}: ON (50%) - V_S (90%) V_{DD} = 5.0 V, T_A = 25 °C. C_L = 10 μF , IDS = 100 mA




T_{SLEW} vs. CAP @ V_{DD} = 3.3 V




T_{SLEW} vs. CAP @ V_{DD} = 5.0 V








 $T_{Total_ON}, T_{ON_Delay}$ and Slew Rate Measurement







Package Top Marking System Definition





Package Drawing and Dimensions







Unit: mm										
Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max			
Α	0.70	0.75	0.80	L	0.35	0.40	0.45			
A1	0.005	-	0.060	L1	0.515	0.565	0.615			
A2	0.15	0.20	0.25	L2	0.135	0.185	0.235			
b	0.15	0.20	0.25	е	0.50 BSC					
D	1.95	2.00	2.05	S	0.37 REF					
E	1.45	1.50	1.55							




Tape and Reel Specifications

Package Type	# of			Max Units		Leader (min)		Trailer (min)		Таре	Part
	# of Pins	Packade Size	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
TDFN 8L FC Green		1.5 x 2.0 x 0.75	3000	3000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	К0	P0	P1	D0	E	F	W
TDFN 8L FC Green	1.68	2.18	0.9	4	4	1.5	1.75	3.5	8



Refer to EIA-481 specification

Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.25 mm³ (nominal). More information can be found at www.jedec.org.