



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Single-chip ZigBee® 802.15.4 solution

Features

- Integrated 2.4GHz, IEEE 802.15.4-compliant transceiver:
 - Robust RX filtering allows co-existence with IEEE 802.11g and Bluetooth devices
 - –97 dBm RX sensitivity (1% PER, 20 byte packet)
 - +3dBm nominal output power
 - Increased radio performance mode (boost mode) gives –98 dBm sensitivity and +5dBm transmit power
 - Integrated VCO and loop filter
- Integrated IEEE 802.15.4 PHY and lower MAC with DMA
- Integrated hardware support for Packet Trace Interface for InSight Development Environment
- Provides integrated RC oscillator for low power operation
- Supports optional 32.768-kHz crystal oscillator for higher accuracy needs
- 16-bit XAP2b microprocessor
- Integrated memory:
 - 128 Kbytes of Flash
 - 5 Kbytes of SRAM
- Configurable memory protection scheme
- Two sleep modes:
 - Processor idle
 - Deep sleep -1.0 μ A (1.5 μ A with optional 32.768-kHz oscillator enabled)
- Seventeen GPIO pins with alternate functions
- Two Serial Controllers with DMA
 - SC1: I²C master, SPI master, UART
 - SC2: I²C master, SPI master/slave
- Two 16-bit general-purpose timers; one 16-bit sleep timer
- Watchdog timer and power-on-reset circuitry
- Non-intrusive debug interface (SIF)
- Integrated AES encryption accelerator
- Integrated ADC module first-order, sigma-delta converter with 12-bit resolution
- Integrated 1.8V voltage regulator



Contents

- 1 General description 5**
- 2 Order codes 6**
- 3 Pin assignment 6**
- 4 Top-level functional description 12**
- 5 Electrical characteristics 14**
 - 5.1 Absolute maximum ratings 14
 - 5.2 Recommended operating conditions 14
 - 5.3 Environmental characteristics 15
 - 5.4 DC electrical characteristics 15
 - 5.5 RF electrical characteristics 18
 - 5.5.1 Receive 18
 - 5.5.2 Transmit 19
 - 5.5.3 Synthesizer 19
- 6 Functional description—system modules 20**
 - 6.1 Receive (RX) path 20
 - 6.1.1 RX baseband 20
 - 6.1.2 RSSI and CCA 20
 - 6.2 Transmit (TX) path 21
 - 6.2.1 TX baseband 21
 - 6.2.2 TX_ACTIVE signal 21
 - 6.3 Integrated MAC module 21
 - 6.4 Packet Trace Interface (PTI) 22
 - 6.5 XAP2b microprocessor 22
 - 6.6 Embedded memory 23
 - 6.6.1 Flash memory 24
 - 6.6.2 Simulated EEPROM 24
 - 6.6.3 Flash Information Area (FIA) 25
 - 6.6.4 RAM 25
 - 6.6.5 Registers 25

6.7	Encryption accelerator	25
6.8	Reset detection	26
6.9	Power-on-Reset (POR)	26
6.10	Clock sources	26
6.10.1	High-frequency crystal oscillator	26
6.10.2	Low-frequency oscillator	27
6.10.3	Internal RC oscillator	28
6.11	Random number generator	28
6.12	Watchdog timer	28
6.13	Sleep timer	29
6.14	Power management	29
7	Functional description—application modules	31
7.1	GPIO	31
7.1.1	Registers	35
7.2	Serial controller SC1	44
7.2.1	UART mode	45
7.2.2	SPI master mode	47
7.2.3	I2C master mode	50
7.2.4	Registers	54
7.3	Serial controller SC2	68
7.3.1	SPI modes	69
7.3.2	I2C Master Mode	74
7.3.3	Registers	77
7.4	General purpose timers	89
7.4.1	Clock sources	89
7.4.2	Timer functionality (counting)	90
7.4.3	Timer functionality (output compare)	95
7.4.4	Timer functionality (input capture)	97
7.4.5	Timer interrupt sources	97
7.4.6	Registers	98
7.5	ADC module	108
7.5.1	Registers	111
7.6	Event manager	111
7.6.1	Registers	113

7.7	Integrated voltage regulator	116
8	SIF module programming and debug interface	117
9	Typical application	118
10	Mechanical data	120
11	Register address table	121
12	Abbreviations and acronyms	126
13	References	128
14	Revision history	129

1 General description

The SN250 is a single-chip solution that integrates a 2.4GHz, IEEE 802.15.4-compliant transceiver with a 16-bit XAP2b microprocessor. It contains integrated Flash and RAM memory and peripherals of use to designers of ZigBee®-based applications.

The transceiver utilizes an efficient architecture that exceeds the dynamic range requirements imposed by the IEEE 802.15.4-2003 standard by over 15dB. The integrated receive channel filtering allows for co-existence with other communication standards in the 2.4GHz spectrum such as IEEE 802.11g and Bluetooth. The integrated regulator, VCO, loop filter, and power amplifier keep the external component count low. An optional high performance radio mode (boost mode) is software selectable to boost dynamic range by a further 3dB.

The XAP2b microprocessor is a power-optimized core integrated in the SN250. It supports two different modes of operation—System Mode and Application Mode. The ZNet stack runs in System Mode with full access to all areas of the chip. Application code runs in Application Mode with limited access to the SN250 resources; this allows for the scheduling of events by the application developer while preventing modification of restricted areas of memory and registers. This architecture results in increased stability and reliability of deployed solutions.

The SN250 has 128KB of embedded Flash memory and 5KB of integrated RAM for data and program storage. The SN250 software stack employs an effective wear-leveling algorithm in order to optimize the lifetime of the embedded Flash.

To maintain the strict timing requirements imposed by ZigBee and the IEEE 802.15.4-2003 standard, the SN250 integrates a number of MAC functions into the hardware. The MAC hardware handles automatic ACK transmission and reception, automatic backoff delay, and clear channel assessment for transmission, as well as automatic filtering of received packets. In addition, the SN250 allows for true MAC level debugging by integrating the Packet Trace Interface.

To support user-defined applications, a number of peripherals such as GPIO, UART, SPI, I²C, ADC, and general-purpose timers are integrated. Also, an integrated voltage regulator, power-on-reset circuitry, sleep timer, and low-power sleep modes are available. The deep sleep mode draws less than 1μA, allowing products to achieve long battery life.

Finally, the SN250 utilizes the non-intrusive SIF module for powerful software debugging and programming of the XAP2b microcontroller.

Target applications for the SN250 include:

- Building automation and control
- Home automation and control
- Home entertainment control
- Asset tracking


The SN250 is purchased with ZNet, a ZigBee-compliant software stack developed by Ember Corporation, providing a ZigBee profile-ready, platform-compliant solution. This technical datasheet details the SN250 features available to customers using it with the ZNet stack.

2 Order codes

Part Number	Temperature Range	Package	Packing	Marking
SN250Q	-40 to +85°C	QFN48	Tray	SN250
SN250QT	-40 to +85°C	QFN48	Tape & Reel	SN250

3 Pin assignment

Figure 1. SN250 pin assignment



Refer to [Table 17](#) and [Table 18](#) for selecting alternate pin functions.

Table 1. Pin descriptions

Pin #	Signal	Direction	Description
1	VDD_24MHZ	Power	1.8V high-frequency oscillator supply
2	VDD_VCO	Power	1.8V VCO supply
3	RF_P	I/O	Differential (with RF_N) receiver input/transmitter output
4	RF_N	I/O	Differential (with RF_P) receiver input/transmitter output
5	VDD_RF	Power	1.8V RF supply (LNA and PA)
6	RF_TX_ALT_P	O	Differential (with RF_TX_ALT_N) transmitter output (optional)
7	RF_TX_ALT_N	O	Differential (with RF_TX_ALT_P) transmitter output (optional)
8	VDD_IF	Power	1.8V IF supply (mixers and filters)
9	BIAS_R	I	Bias setting resistor
10	VDD_PADSA	Power	Analog pad supply (1.8V)
11	TX_ACTIVE	O	Logic-level control for external RX/TX switch
12	VDD_PADSA	Power	Analog pad supply (1.8V)
13	nRESET	I	Active low chip reset (internal pull-up)
14	OSC32B	I/O	32.768kHz crystal oscillator or left open when using external clock on OSC32A
15	OSC32A	I/O	32.768kHz crystal oscillator or digital clock input
16	VREG_OUT	Power	Regulator output (1.8V)
17	VDD_PADS	Power	Pads supply (2.1–3.6V)
18	VDD_CORE	Power	1.8V digital core supply
19	GPIO11	I/O	Digital I/O (enable GPIO11 with GPIO_CFG[7:4])
	nCTS	I	UART CTS handshake of Serial Controller SC1 (enable SC1-4A with GPIO_CFG[7:4], select UART with SC1_MODE)
	MCLK	O	SPI master clock of Serial Controller SC1 (enable SC1-3M with GPIO_CFG[7:4], select SPI with SC1_MODE, enable master with SC1_SPICFG[4])
	TMR2IA.1	I	Capture Input A of Timer 2 (enable CAP2-0 with GPIO_CFG[7:4])
20	GPIO12	I/O	Digital I/O (enable GPIO12 with GPIO_CFG[7:4])
	nRTS	O	UART RTS handshake of Serial Controller SC1 (enable SC1-4A with GPIO_CFG[7:4], select UART with SC1_MODE)
	TMR2IB.1	I	Capture Input B for Timer 2 (enable CAP2-0 with GPIO_CFG[7:4])

Table 1. Pin descriptions (continued)

Pin #	Signal	Direction	Description
21	GPIO0	I/O	Digital I/O (enable GPIO0 with GPIO_CFG[7:4])
	MOSI	O	SPI master data out of Serial Controller SC2 (enable SC2-3M with GPIO_CFG[7:4], select SPI with SC2_MODE, enable master with SC2_SPICFG[4])
	MOSI	I	SPI slave data in of Serial Controller SC2 (enable SC2-4S with GPIO_CFG[7:4], select SPI with SC2_MODE, enable slave with SC2_SPICFG[4])
	TMR1IA.1	I	Capture Input A of Timer 1 (enable CAP1-0 with GPIO_CFG[7:4])
22	GPIO1	I/O	Digital I/O (enable GPIO1 with GPIO_CFG[7:4])
	MISO	I	SPI master data in of Serial Controller SC2 (enable SC2-3M with GPIO_CFG[7:4], select SPI with SC2_MODE, enable master with SC2_SPICFG[4])
	MISO	O	SPI slave data out of Serial Controller SC2 (enable SC2-4S with GPIO_CFG[7:4], select SPI with SC2_MODE, enable slave with SC2_SPICFG[4])
	SDA	I/O	I ² C data of Serial Controller SC2 (enable SC2-2 with GPIO_CFG[7:4], select I ² C with SC2_MODE)
	TMR2IA.2	I	Capture Input A of Timer 2 (enable CAP2-1 with GPIO_CFG[7:4])
23	VDD_PADS	Power	Pads supply (2.1–3.6V)
24	GPIO2	I/O	Digital I/O (enable GPIO2 with GPIO_CFG[7:4])
	MSCLK	O	SPI master clock of Serial Controller SC2 (enable SC2-3M with GPIO_CFG[7:4], select SPI with SC2_MODE, enable master with SC2_SPICFG[4])
	MSCLK	I	SPI slave clock of Serial Controller SC2 (enable SC2-4S with GPIO_CFG[7:4], select SPI with SC2_MODE, enable slave with SC2_SPICFG[4])
	nSSEL	I/O	I ² C clock of Serial Controller SC2 (enable SC2-2 with GPIO_CFG[7:4], select I ² C with SC2_MODE)
	TMR2IB.2	I	Capture Input B of Timer 2 (enable CAP2-1 with GPIO_CFG[7:4])

Table 1. Pin descriptions (continued)

Pin #	Signal	Direction	Description
25	GPIO3	I/O	Digital I/O (enable GPIO3 with GPIO_CFG[7:4])
	nSSEL	I	SPI slave select of Serial Controller SC2 (enable SC2-4S with GPIO_CFG[7:4], select SPI with SC2_MODE, enable slave with SC2_SPICFG[4])
	TMR1B.1	I	Capture Input B of Timer 1 (enable CAP1-0 with GPIO_CFG[7:4])
26	GPIO4	I/O	Digital I/O (enable GPIO4 with GPIO_CFG[12] and GPIO_CFG[8])
	ADC0	Analog	ADC Input 0 (enable ADC0 with GPIO_CFG[12] and GPIO_CFG[8])
	PTI_EN	O	Frame signal of Packet Trace Interface (PTI) (enable PTI with GPIO_CFG[12])
27	GPIO5	I/O	Digital I/O (enable GPIO5 with GPIO_CFG[12] and GPIO_CFG[9])
	ADC1	Analog	ADC Input 1 (enable ADC1 with GPIO_CFG[12] and GPIO_CFG[9])
	PTI_DATA	O	Data signal of Packet Trace Interface (PTI) (enable PTI with GPIO_CFG[12])
28	VDD_PADS	Power	Pads supply (2.1–3.6V)
29	GPIO6	I/O	Digital I/O (enable GPIO6 with GPIO_CFG[10])
	ADC2	Analog	ADC Input 2 (enable ADC2 with GPIO_CFG[10])
	TMR2CLK	I	External clock input of Timer 2
	TMR1ENMSK	I	External enable mask of Timer 1
30	GPIO7	I/O	Digital I/O (enable GPIO7 with GPIO_CFG[13] and GPIO_CFG[11])
	ADC3	Analog	ADC Input 3 (enable ADC3 with GPIO_CFG[13] and GPIO_CFG[11])
	REG_EN	O	External regulator open collector output (enable REG_EN with GPIO_CFG[13])
31	GPIO8	I/O	Digital I/O (enable GPIO8 with GPIO_CFG[14])
	VREF_OUT	Analog	ADC reference output (enable VREF_OUT with GPIO_CFG[14])
	TMR1CLK	I	External clock input of Timer 1
	TMR2ENMSK	I	External enable mask of Timer 2
	IRQA	I	External interrupt source A

Table 1. Pin descriptions (continued)

Pin #	Signal	Direction	Description
32	GPIO9	I/O	Digital I/O (enable GPIO9 with GPIO_CFG[7:4])
	TXD	O	UART transmit data of Serial Controller SC1 (enable SC1-4A or SC1-2 with GPIO_CFG[7:4], select UART with SC1_MODE)
	MO	O	SPI master data out of Serial Controller SC1 (enable SC1-3M with GPIO_CFG[7:4], select SPI with SC1_MODE, enable master with SC1_SPICFG[4])
	MSDA	I/O	I ² C data of Serial Controller SC1 (enable SC1-2 with GPIO_CFG[7:4], select I ² C with SC1_MODE)
	TMR1IA.2	I	Capture Input A of Timer 1 (enable CAP1-1 or CAP1-1h with GPIO_CFG[7:4])
33	GPIO10	I/O	Digital I/O (enable GPIO10 with GPIO_CFG[7:4])
	RXD	I	UART receive data of Serial Controller SC1 (enable SC1-4A or SC1-2 with GPIO_CFG[7:4], select UART with SC1_MODE)
	MI	I	SPI master data in of Serial Controller SC1 (enable SC1-3M with GPIO_CFG[7:4], select SPI with SC1_MODE, enable master with SC1_SPICFG[4])
	MSCL	I/O	I ² C clock of Serial Controller SC1 (enable SC1-2 with GPIO_CFG[7:4], select I ² C with SC1_MODE)
	TMR1IB.2	I	Capture Input B of Timer 2 (enable CAP1-1 with GPIO_CFG[7:4])
34	SIF_CLK	I	Serial interface, clock (internal pull-down)
35	SIF_MISO	O	Serial interface, master in/slave out
36	SIF_MOSI	I	Serial interface, master out/slave in
37	nSIF_LOADB	I/O	Serial interface, load strobe (open-collector with internal pull-up)
38	GND	Power	Ground supply
39	VDD_FLASH	Power	1.8V Flash memory supply
40	GPIO16	I/O	Digital I/O (enable GPIO16 with GPIO_CFG[3])
	TMR1OB	O	Waveform Output B of Timer 1 (enable TMR1OB with GPIO_CFG[3])
	TMR2IB.3	I	Capture Input B of Timer 2 (enable CAP2-2 with GPIO_CFG[7:4])
	IRQD	I	External interrupt source D


Table 1. Pin descriptions (continued)

Pin #	Signal	Direction	Description
41	GPIO15	I/O	Digital I/O (enable GPIO15 with <i>GPIO_CFG[2]</i>)
	TMR1OA	O	Waveform Output A of Timer 1 (enable TMR1OA with <i>GPIO_CFG[2]</i>)
	TMR2IA.3	I	Capture Input A of Timer 2 (enable CAP2-2 with <i>GPIO_CFG[7:4]</i>)
	IRQC	I	External interrupt source C
42	GPIO14	I/O	Digital I/O (enable GPIO14 with <i>GPIO_CFG[1]</i>)
	TMR2OB	O	Waveform Output B of Timer 2 (enable TMR2OB with <i>GPIO_CFG[1]</i>)
	TMR1IB.3	I	Capture Input B of Timer 1 (enable CAP1-2 with <i>GPIO_CFG[7:4]</i>)
	IRQB	I	External interrupt source B
43	GPIO13	I/O	Digital I/O (enable GPIO13 with <i>GPIO_CFG[0]</i>)
	TMR2OA	O	Waveform Output A of Timer 2 (enable TMR2OA with <i>GPIO_CFG[0]</i>)
	TMR1IA.3	I	Capture Input A of Timer 1 (enable CAP1-2 or CAP1-2h with <i>GPIO_CFG[7:4]</i>)
44	VDD_CORE	Power	1.8V digital core supply
45	VDD_PRE	Power	1.8V prescaler supply
46	VDD_SYNT	Power	1.8V synthesizer supply
47	OSCB	I/O	24MHz crystal oscillator or left open when using external clock input on OSCA
48	OSCA	I/O	24MHz crystal oscillator or external clock input
49	GND	Ground	Ground supply pad in the bottom center of the package forms Pin 49 (see the <i>SN250 Reference Design</i> for PCB considerations)

4 Top-level functional description

Figure 2 shows a detailed block diagram of the SN250.

Figure 2. SN250 block diagram



The radio receiver is a low-IF, super-heterodyne receiver. It utilizes differential signal paths to minimize noise interference, and its architecture has been chosen to optimize co-existence with other devices within the 2.4GHz band (namely, IEEE 802.11g and Bluetooth). After amplification and mixing, the signal is filtered and combined prior to being sampled by an ADC.

The digital receiver implements a coherent demodulator to generate a chip stream for the hardware-based MAC. In addition, the digital receiver contains the analog radio calibration routines and control of the gain within the receiver path.

The radio transmitter utilizes an efficient architecture in which the data stream directly modulates the VCO. An integrated PA boosts the output power. The calibration of the TX path as well as the output power is controlled by digital logic. If the SN250 is to be used with an external PA, the TX_ACTIVE signal should be used to control the timing of the external switching logic.

The integrated 4.8 GHz VCO and loop filter minimize off-chip circuitry. Only a 24MHz crystal with its loading capacitors is required to properly establish the PLL reference signal.

The MAC interfaces the data memory to the RX and TX baseband modules. The MAC provides hardware-based IEEE 802.15.4 packet-level filtering. It supplies an accurate symbol time base that minimizes the synchronization effort of the software stack and meets

the protocol timing requirements. In addition, it provides timer and synchronization assistance for the IEEE 802.15.4 CSMA-CA algorithm.

The SN250 integrates hardware support for a Packet Trace module, which allows robust packet-based debug. This element is a critical component of InSight Desktop, the software IDE developed by Ember Corporation, providing advanced network debug capability when coupled with the InSight Adapter.

The SN250 integrates a 16-bit XAP2b microprocessor developed by Cambridge Consultants Ltd. This power-efficient, industry-proven core provides the appropriate level of processing power to meet the needs of ZigBee applications. In addition, 128KB of Flash and 5KB of SRAM comprise the program and data memory elements, respectively. The SN250 employs a configurable memory protection scheme usually found on larger microcontrollers. In addition, the SIF module provides a non-intrusive programming and debug interface allowing for real-time application debugging.

The SN250 contains 17 GPIO pins shared with other peripheral (or alternate) functions. Flexible routing within the SN250 lets external devices utilize the alternate functions on a variety of different GPIOs. The integrated Serial Controller SC1 can be configured for SPI (master-only), I²C (master-only), or UART functionality, and the Serial Controller SC2 can be configured for SPI (master or slave) or I²C (master-only) operation.

The SN250 has an ADC integrated which can sample analog signals from four GPIO pins single-ended or differentially. In addition, the unregulated voltage supply VDD_PADS, regulated supply VDD_PADSA, voltage reference VREF, and GND can be sampled. The integrated voltage reference VREF for the ADC can be made available to external circuitry.

The integrated voltage regulator generates a regulated 1.8V reference voltage from an unregulated supply voltage. This voltage is decoupled and routed externally to supply the 1.8V to the core logic. In addition, an integrated POR module allows for the proper cold start of the SN250.

The SN250 contains one high-frequency (24MHz) crystal oscillator and, for low-power operation, a second low-frequency oscillator (either an internal 10kHz RC oscillator or an external 32.768kHz crystal oscillator).

The SN250 contains two power domains. The always-powered High Voltage Supply is used for powering the GPIO pads and critical chip functions. The rest of the chip is powered by a regulated Low Voltage Supply which can be disabled during deep sleep to reduce the power consumption.

5 Electrical characteristics

5.1 Absolute maximum ratings

[Table 2](#) lists the absolute maximum ratings for the SN250.

Table 2. Absolute maximum ratings

Parameter	Test Conditions	Min.	Max.	Unit
Regulator voltage (VDD_PADS)		- 0.3	3.6	V
Core voltage (VDD_24MHz, VDD_VCO, VDD_RF, VDD_IF, VDD_PADSA, VDD_FLASH, VDD_PRE, VDD_SYNTN, VDD_CORE)		- 0.3	2.0	V
Voltage on RF_P,N; RF_TX_ALT_P,N		- 0.3	3.6	V
Voltage on any GPIO[16:0], SIF_CLK, SIF_MISO, SIF_MOSI, SIF_LOADB, OSC32A, OSC32B, RSTB, VREG_OUT		- 0.3	VDD_PADS + 0.3	V
Voltage on TX_ACTIVE, BIAS_R, OSCA, OSCB		- 0.3	VDD_CORE + 0.3	V
Storage temperature		- 40	+ 140	°C

5.2 Recommended operating conditions

[Table 3](#) lists the rated operating conditions of the SN250.

Table 3. Operating conditions

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Regulator input voltage (VDD_PADS)		2.1		3.6	V
Core input voltage (VDD_24MHZ, VDD_VCO, VDD_RF, VDD_IF, VDD_PADSA, VDD_FLASH, VDD_PRE, VDD_SYNTN, VDD_CORE)		1.7	1.8	1.9	V
Temperature range		-40		+ 85	°C

5.3 Environmental characteristics

Table 4 lists the environmental characteristics of the SN250.

Table 4. Environmental characteristics

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
ESD (human body model)	On any Pin	- 2		+ 2	kV
ESD (charged device model)	Non-RF Pins	- 400		+ 400	V
ESD (charged device model)	RF Pins	- 225		+ 225	V
Moisture Sensitivity Level (MSL1)			TBD		

5.4 DC electrical characteristics

Table 5 lists the DC electrical characteristics of the SN250.

Table 5. DC characteristics

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Regulator input voltage (VDD_PADS)		2.1		3.6	V
Power supply range (VDD_CORE)	Regulator output or external input	1.7	1.8	1.9	V
Deep Sleep Current					
Quiescent current, including internal RC oscillator	At 25° C.			1.0	μA
Quiescent current, including 32.768kHz oscillator	At 25° C.			1.5	μA
RX Current					
Radio receiver, MAC, and baseband (boost mode)			29.0		mA
Radio receiver, MAC, and baseband			27.0		mA
CPU, RAM, and Flash memory	At 25° C and 1.8V core		8.5		mA
Total RX current (= I _{Radio receiver, MAC and baseband, CPU + I_{RAM, and Flash memory}})	At 25° C, VDD_PADS=3.0V		35.5		mA
TX Current					
Radio transmitter, MAC, and baseband (boost mode)	At max. TX power (+ 5dBm typical)		33.0		mA

Table 5. DC characteristics (continued)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Radio transmitter, MAC, and baseband	At max. TX power (+ 3dBm typical)		27.0		mA
	At 0 dBm typical		24.3		mA
	At min. TX power (- 32dBm typical)		19.5		mA
CPU, RAM, and Flash memory	At 25° C, VDD_PADS = 3.0V		8.5		mA
Total TX current (= I _{Radio transmitter, MAC and baseband, CPU} + I _{RAM, and Flash memory})	At 25° C and 1.8V core; max. power out		35.5		mA

[Table 6](#) contains the digital I/O specifications for the SN250. The digital I/O power (named VDD_PADS) comes from three dedicated pins (Pins 17, 23, and 28). The voltage applied to these pins sets the I/O voltage.

Table 6. Digital I/O specifications

Parameter	Name	Min.	Typ.	Max.	Unit
Voltage supply	VDD_PADS	2.1		3.6	V
Input voltage for logic 0	V _{IL}	0		0.2 x VDD_PADS	V
Input voltage for logic 1	V _{IH}	0.8 x VDD_PADS		VDD_PADS	V
Input current for logic 0	I _{IL}			- 0.5	μA
Input current for logic 1	I _{IH}			0.5	μA
Input pull-up resistor value	R _{IPU}		30		kΩ
Input pull-down resistor value	R _{IPD}		30		kΩ
Output voltage for logic 0	V _{OL}	0		0.18 x VDD_PADS	V
Output voltage for logic 1	V _{OH}	0.82 x VDD_PADS		VDD_PADS	V
Output source current (standard current pad)	I _{OHS}			4	mA
Output sink current (standard current pad)	I _{OLS}			4	mA
Output source current (high current pad: GPIO[16:13])	I _{OHH}			8	mA
Output sink current (high current pad: GPIO[16:13])	I _{OLH}			8	mA
Total output current (for I/O Pads)	I _{OH} + I _{OL}			40	mA
Input voltage threshold for OSC32A		0.2		0.8 * VDD_PADS	V

Table 6. Digital I/O specifications

Parameter	Name	Min.	Typ.	Max.	Unit
Input voltage threshold for OSCA		0.2		$0.8 * VDD_CORE$	
Output voltage level (TX_ACTIVE)		$0.18 * VDD_CORE$		$0.82 * VDD_CORE$	V
Output source current (TX_ACTIVE)				1	mA

5.5 RF electrical characteristics

5.5.1 Receive

Table 7 lists the key parameters of the integrated IEEE 802.15.4 receiver on the SN250.

Table 7. Receive characteristics

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Frequency range		2400		2500	MHz
Sensitivity (boost mode)	1% PER, 20byte packet defined by IEEE 802.15.4	- 93	- 98		dBm
Sensitivity	1% PER, 20byte packet defined by IEEE 802.15.4	- 92	- 97		dBm
High-side adjacent channel rejection	IEEE 802.15.4 signal at - 82dBm		35		dB
Low-side adjacent channel rejection	IEEE 802.15.4 signal at - 82dBm		35		dB
2nd high-side adjacent channel rejection	IEEE 802.15.4 signal at - 82dBm		40		dB
2nd low-side adjacent channel rejection	IEEE 802.15.4 signal at - 82dBm		40		dB
Channel rejection for all other channels	IEEE 802.15.4 signal at - 82dBm		40		dB
802.11g rejection centered at + 12MHz or - 13MHz	IEEE 802.15.4 signal at - 82dBm		40		dB
Maximum input signal level for correct operation (low gain)		0			dBm
Image suppression			30		dB
Co-channel rejection	IEEE 802.15.4 signal at - 82dBm		- 6		dBc
Relative frequency error (2x40 ppm required by IEEE 802.15.4)		- 120		+ 120	ppm
Relative timing error (2x40 ppm required by IEEE 802.15.4)		- 120		+ 120	ppm
Linear RSSI range		40			dB

5.5.2 Transmit

Table 8 lists the key parameters of the integrated IEEE 802.15.4 transmitter on the SN250.

Table 8. Transmit characteristics

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Maximum output power (boost mode)	At highest power setting		5		dBm
Maximum output power	At highest power setting	0	3		dBm
Minimum output power	At lowest power setting		- 32		dBm
Error vector magnitude	As defined by IEEE 802.15.4, which sets a 35% maximum		15	25	%
Carrier frequency error		- 40		+ 40	ppm
Load impedance			200		Ω
PSD mask relative	3.5MHz away	- 20			dB
PSD mask absolute	3.5MHz away	- 30			dBm

5.5.3 Synthesizer

Table 9 lists the key parameters of the integrated synthesizer on the SN250.

Table 9. Synthesizer characteristics

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Frequency range		2400		2500	MHz
Frequency resolution			11.7		kHz
Lock time	From off, with correct VCO DAC setting			100	μ s
Relock time	Channel change or RX/TX turnaround (IEEE 802.15.4 defines 192 μ s turnaround time)			100	μ s
Phase noise at 100kHz			- 71		dBc/Hz
Phase noise at 1MHz			- 91		dBc/Hz
Phase noise at 4MHz			- 103		dBc/Hz
Phase noise at 10MHz			- 111		dBc/Hz

6 Functional description—system modules

The SN250 contains a dual-thread mode of operation—System Mode and Application Mode—to guarantee microcontroller bandwidth to the application developer and protect the developer from errant software access.

During System Mode, all areas including the RF Transceiver, MAC, Packet Trace Interface, Sleep Timer, Power Management Module, Watchdog Timer, and Power on Reset Module are accessible.

Since the SN250 comes with a license to ZNet, a ZigBee-compliant software stack developed by Ember Corporation, these areas are not available to the application developer in Application Mode. The following brief description of these modules provides the necessary background on the operation of the SN250. For more information, please contact your nearest STMicroelectronics sales office.

6.1 Receive (RX) path

The SN250 RX path spans the analog and digital domains. The RX architecture is based on a low-IF, super-heterodyne receiver. It utilizes differential signal paths to minimize noise interference. The input RF signal is mixed down to the IF frequency of 4MHz by I and Q mixers. The output of the mixers is filtered and combined prior to being sampled by a 12Msps ADC. The RX filtering within the RX path has been designed to optimize the co-existence of the SN250 with other 2.4GHz transceivers, such as the IEEE 802.11g and Bluetooth.

6.1.1 RX baseband

The SN250 RX baseband (within the digital domain) implements a coherent demodulator for optimal performance. The baseband demodulates the O-QPSK signal at the chip level and synchronizes with the IEEE 802.15.4-2003 preamble. Once a packet preamble is detected, it de-spreads the demodulated data into 4-bit symbols. These symbols are buffered and passed to the hardware-based MAC module for filtering.

In addition, the RX baseband provides the calibration and control interface to the analog RX modules, including the LNA, RX Baseband Filter, and modulation modules. The ZNet software includes calibration algorithms which use this interface to reduce the effects of process and temperature variation.

6.1.2 RSSI and CCA

The SN250 calculates the RSSI over an 8-symbol period as well as at the end of a received packet. It utilizes the RX gain settings and the output level of the ADC within its algorithm.

The SN250 RX baseband provides support for the IEEE 802.15.4-2003 required CCA methods summarized in [Table 10](#). Modes 1, 2, and 3 are defined by the 802.15.4-2003 standard; Mode 0 is a proprietary mode.

Table 10. CCA Mode Behavior

CCA Mode	Mode Behavior
0	Clear channel reports busy medium if either carrier sense <i>OR</i> RSSI exceeds their thresholds.
1	Clear channel reports busy medium if RSSI exceeds its threshold.
2	Clear channel reports busy medium if carrier sense exceeds its threshold.
3	Clear channel reports busy medium if both RSSI <i>AND</i> carrier sense exceed their thresholds.

6.2 Transmit (TX) path

The SN250 transmitter utilizes both analog circuitry and digital logic to produce the O-QPSK modulated signal. The area-efficient TX architecture directly modulates the spread symbols prior to transmission. The differential signal paths increase noise immunity and provide a common interface for the external balun.

6.2.1 TX baseband

The SN250 TX baseband (within the digital domain) performs the spreading of the 4-bit symbol into its IEEE 802.15.4-2003-defined 32-chip I and Q sequence. In addition, it provides the interface for software to perform the calibration of the TX module in order to reduce process, temperature, and voltage variations.

6.2.2 TX_ACTIVE signal

Even though the SN250 provides an output power suitable for most ZigBee applications, some applications will require an external power amplifier (PA). Due to the timing requirements of IEEE 802.15.4-2003, the SN250 provides a signal, TX_ACTIVE, to be used for external PA power management and RF Switching logic. When in TX, the TX Baseband drives TX_ACTIVE high (as described in Table 6). When in RX, the TX_ACTIVE signal is low. If an external PA is not required, then the TX_ACTIVE signal should be connected to GND through a 100 kΩ resistor, as shown in the application circuit in [Figure 16](#).

6.3 Integrated MAC module

The SN250 integrates critical portions of the IEEE 802.15.4-2003 MAC requirements in hardware. This allows the microcontroller to provide greater bandwidth to application and network operations. In addition, the hardware acts as a first-line filter for non-intended packets. The SN250 MAC utilizes a DMA interface to RAM memory to further reduce the overall microcontroller interaction when transmitting or receiving packets.

When a packet is ready for transmission, the software configures the TX MAC DMA by indicating the packet buffer RAM location. The MAC waits for the backoff period, then transitions the baseband to TX mode and performs channel assessment. When the channel is clear, the MAC reads data from the RAM buffer, calculates the CRC, and provides 4-bit symbols to the baseband. When the final byte has been read and sent to the baseband, the CRC remainder is read and transmitted.

The MAC resides in RX mode most of the time, and different format and address filters keep non-intended packets from using excessive RAM buffers, as well as preventing the CPU from being interrupted. When the reception of a packet begins, the MAC reads 4-bit symbols from the baseband and calculates the CRC. It assembles the received data for storage in a RAM buffer. A RX MAC DMA provides direct access to the RAM memory. Once the packet has been received, additional data is appended to the end of the packet in the RAM buffer space. The appended data provides statistical information on the packet for the software stack.

The primary features of the MAC are:

- CRC generation, appending, and checking
- Hardware timers and interrupts to achieve the MAC symbol timing
- Automatic preamble, and SFD pre-pended to a TX packet
- Address recognition and packet filtering on received packets
- Automatic acknowledgement transmission
- Automatic transmission of packets from memory
- Automatic transmission after backoff time if channel is clear (CCA)
- Automatic acknowledgement checking
- Time stamping of received and transmitted messages
- Attaching packet information to received packets (LQI, RSSI, gain, time stamp, and packet status)
- IEEE 802.15.4 timing and slotted/unslotted timing

6.4 Packet Trace Interface (PTI)

The SN250 integrates a true PHY-level PTI for effective network-level debugging. This two-signal interface monitors all the PHY TX and RX packets (in a non-intrusive manner) between the MAC and baseband modules. It is an asynchronous 500 Kbps interface and cannot be used to inject packets into the PHY/MAC interface. The two signals from the SN250 are the frame signal (PTI_EN) and the data signal (PTI_DATA). The PTI is supported by InSight Desktop.

6.5 XAP2b microprocessor

The SN250 integrates the XAP2b microprocessor developed by Cambridge Consultants Ltd., making it a true system-on-a-chip solution. The XAP2b is a 16-bit Harvard architecture processor with separate program and data address spaces. The word width is 16 bits for both the program and data sides. Data-side addresses are always specified in bytes, though they can be accessed as either bytes or words, while program-side addresses are always specified and accessed as words. The data-side address bus is effectively 15 bits wide, allowing for an address space of 32KB; the program-side address bus is 16 bits wide, addressing 64k words.

The standard XAP2 microprocessor and accompanying software tools have been enhanced to create the XAP2b microprocessor used in the SN250. The XAP2b adds data-side byte addressing support to the XAP2 by utilizing the 15th bit of the data-side address bus to indicate byte or word accesses. This allows for more productive usage of RAM, optimized code, and a more familiar architecture for customers when compared to the standard XAP2.


The XAP2b clock speed is 12MHz. When used with the ZNet stack, code is loaded into Flash memory over the air or by a serial link using a built-in bootloader in a reserved area of the Flash. Alternatively, code may be loaded via the SIF interface with the assistance of RAM-based utility routines also loaded via SIF.

The XAP2b in the SN250 has also been enhanced to support two separate protection levels. The ZNet stack runs in System Mode, which allows full, unrestricted access to all areas of the chip, while application code runs in Application Mode. When running in Application Mode, writing to certain areas of memory and registers is restricted to prevent common software bugs from interfering with the operation of the ZNet stack. These errant writes are captured and details are reported to the developer to assist in tracking down and fixing these issues.

6.6 Embedded memory


As shown in [Figure 3](#), the program side of the address space contains mappings to both integrated Flash and RAM blocks.

Figure 3. Program address space



The data side of the address space contains mappings to the same Flash and RAM blocks, as well as registers and a separate Flash information area, as shown in [Figure 4](#).

Figure 4. Data address space



6.6.1 Flash memory

The SN250 integrates 128KB of Flash memory. The Flash cell has been qualified for a data retention time of >100 years at room temperature. Each Flash page size is 1024 bytes and is rated to have a guaranteed 1,000 write/erase cycles.

The Flash memory has mappings to both the program and data side address spaces. On the program side, the first 112KB of the Flash memory are mapped to the corresponding first 56k word addresses to allow for code storage, as shown in [Figure 3](#).

On the program side, the Flash is always read as whole words. On the data side, the Flash memory is divided into eight 16KB sections, which can be separately mapped into a Flash window for the storage of constant data and the Simulated EEPROM. As shown in [Figure 4](#), the Flash window corresponds to the first 16KB of the data-side address space. On the data side, the Flash may be read as bytes, but can only be written to one word at a time using utility routines in the ZNet stack and HAL.

6.6.2 Simulated EEPROM

The ZNet stack reserves a section of Flash memory to provide Simulated EEPROM storage area for stack and customer tokens. Therefore, the SN250 utilizes 8KB of upper Flash storage. This section of Flash is only accessible when mapped to the Flash window in the data-side address space. Because the Flash cells are qualified for up to 1,000 write cycles,

the Simulated EEPROM implements an effective wear-leveling algorithm which effectively extends the number of write cycles for individual tokens.

6.6.3 Flash Information Area (FIA)

The SN250 also includes a separate 1024-byte FIA that can be used for storage of data during manufacturing, including serial numbers and calibration values. This area is mapped to the data side of the address space, starting at address 0x5000. While this area can be read as individual bytes, it can only be written to one word at a time, and may only be erased as a whole. Programming of this special Flash page can only be enabled using the SIF interface to prevent accidental corruption or erasure. The ZNet stack reserves a small portion of this space for its own use, but the rest is available to the application.

6.6.4 RAM

The SN250 integrates 5KB of SRAM. Like the Flash memory, this RAM is also mapped to both the program and data-side address spaces. On the program side, the RAM is mapped to the top 2.5k words of the program address space. The program-side mapping of the RAM is used for code when writing to or erasing the Flash memory. On the data side, the RAM is also mapped to the top of the address space, occupying the last 5KB, as shown in [Figure 3](#) and [Figure 4](#).

Additionally, the SN250 supports a protection mechanism to prevent application code from overwriting system data stored in the RAM. To enable this, the RAM is segmented into 32-byte sections, each with a configurable bit that allows or denies write access when the SN250 is running in Application Mode. Read access is always allowed to the entire RAM, and full access is always allowed when the SN250 is running in System Mode. The ZNet stack intelligently manages this protection mechanism to assist in tracking down many common application errors.

6.6.5 Registers

[Table 40](#) provides a short description of all application-accessible registers within the SN250. Complete descriptions are provided at the end of each applicable Functional Description section. The registers are mapped to the data-side address space starting at address 0x4000. These registers allow for the control and configuration of the various peripherals and modules. The registers may only be accessed as whole word quantities; attempts to access them as bytes may result in undefined behavior. There are additional registers used by the ZNet stack when the SN250 is running in System Mode, allowing for control of the MAC, baseband, and other internal modules. These system registers are protected from being modified when the SN250 is running in Application Mode.

6.7 Encryption accelerator

The SN250 contains a hardware AES encryption engine that is attached to the CPU using a memory-mapped interface. NIST-based CCM, CCM*, CBC-MAC, and CTR modes are implemented in hardware. These modes are described in the IEEE 802.15.4-2003 specification, with the exception of CCM*, which is described in the ZigBee Security Services Specification 1.0. The ZNet stack implements a security API for applications that require security at the application level.