

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









SP3080E-3088E

Advanced-Failsafe RS-485/RS-422 Transceivers 1/8th Unit Load, Slew-Rate Limited, ±15kV ESD-Protected

FEATURES

- 5.0V single supply operation
- · Receiver failsafe on open, shorted or terminated lines
- 1/8th Unit Load, 256 transceivers on bus
- Robust ESD protection for RS-485 pins
 - o ±15kV Air-Gap Discharge
 - o ±15kV Human Body Model
 - o ±8kV Contact Discharge
- · Controlled driver slew rates
 - o 115kbps, Low EMI (SP3080E, SP3081E, SP3082E)
 - o 500kbps, Low EMI (SP3083E, SP3084E, SP3085E)
 - o High Speed, 20Mbps (SP3086E, SP3087E, SP3088E)
- •Hot Swap glitch protection on control inputs
- Driver short circuit current limit and thermal shutdown for overload protection
- •Ultra-low 400µA quiescent current
- •1µA shutdown mode (except SP3081E, SP3084E, SP3087E)
- Industry standard package footprints

APPLICATIONS

- Motor Control
- Building Automation
- Security Systems
- · Remote Meter Reading
- Long or un-terminated transmission lines

8 Vcc 8 PIN NSOIC 7 B SP3082E SP3085E 6 A DE 3 SP3088E 5 GND DI 4 Half Duplex Vcc 1 8 A 8 PIN NSOIC RO 2 Ī7]B SP3081E SP3084E SP3087E 6 Z DI 3 GND 4 15 Y Full Duplex NC 1 14 Vcc RO2 14 PIN NSOIC 13 NC RE 3 12 A SP3080E DE 4 SP3083E 11_B SP3086E 10Z DI 5 GND₆ 9 Y Full Duplex GND 7 8 NC

DESCRIPTION


The SP3080E-SP3088E family of RS-485 devices are designed for reliable, bidirectional communication on multipoint bus transmission lines. Each device contains one differential driver and one differential receiver. The SP3082E, SP3085E and SP3088E are half-duplex devices; other part numbers are full-duplex. All devices comply with TIA/EIA-485 and TIA/EIA-422 standards. Lead-free and RoHS compliant packages are available for all models.

These devices are ruggedized for use in harsh operating conditions over the entire common-mode voltage range from -7V to +12V. Receivers are specially designed to fail-safe to a logic high output state if the inputs are left un-driven or shorted. All RS-485 bus-pins are protected against severe ESD events up to ±15kV (Air-Gap and Human Body Model) and up to ±8kV Contact Discharge (IEC 61000-4-2). Drivers are protected from excess current flow caused by bus contention or output short-circuits by both an internal current limit and a thermal-overload shutdown. Devices are rated for industrial (-40 to +85°C) operating temperatures. Receivers have exceptionally high input impedance, which places only 1/8th the standard load on a shared bus. Up to 256 transceivers may coexist while preserving full signal margin.

All devices operate from a single 5.0V power supply and draw negligible quiescent power. All versions except the SP3081E, SP3084E, and SP3087E may independently enable and disable their driver and receiver and enter a low power shutdown mode if both driver and receiver are disabled. All outputs maintain high impedance in shutdown or when powered-off.


DEVICE ARCHITECTURE AND BLOCK DIAGRAMS

Devices are available in three industry standard architectures and footprints. In each footprint there are three speed grades available.




14-Pin Full Duplex

SP3080E, 115kbps slew rate limited SP3083E, 500kbps slew rate limited SP3086E, 20Mbps



8-Pin Full Duplex

SP3081E, 115kbps slew rate limited SP3084E, 500kbps slew rate limited SP3087E, 20Mbps



8-Pin Half Duplex

SP3082E, 115kbps slew rate limited SP3085E, 500kbps slew rate limited SP3088E, 20Mbps

Pin Number		Pin Name	Pin Function	
Full-D	Ouplex	Half - Duplex		
SP3080E	SP3081E	SP3082E		
SP3083E	SP3084E	SP3085E		
SP3086E	SP3087E	SP3088E		
2	2	1	RO	Receiver Output. When \overline{RE} is low and if $(A - B) \ge -40$ mV, RO is high. If $(A - B) \le -200$ mV, RO is low.
3	-	2	RE	Receiver Output Enable. When RE is low, RO is enabled. When RE is high, RO is high impedance. Drive RE high and DE low to enter shutdown mode. RE is a hot-swap input.
4	-	3	DE	Driver Output Enable. When DE is high, outputs are enabled. When DE is low, outputs are high impedance. Drive DE low and RE high to enter shutdown mode. DE is a hot-swap input.
5	3	4	DI	Driver Input. With DE high, a low level on DI forces non-inverting output low and inverting output high. A high level on DI forces non-inverting output high and inverting output low.
6, 7	4	5	GND	Ground
9	5	-	Y	Non-inverting Driver Output
10	6	-	Z	Inverting Driver Output
11	7	-	В	Inverting Receiver Input
-	-	7	В	Inverting Receiver Input and Inverting Driver Output
12	8	-	А	Non-inverting Receiver Input
-	-	6	А	Non-inverting Receiver Input and Non-inverting Driver Output
14	1	8	Vcc	Positive Supply Vcc. Bypass to GND with a 0.1uF capacitor.
1, 8, 13	- ges connect both pins 6	-	NC	No Connect, not internally connected

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

Supply Voltage (Voc)+ 7.0V
Input voltage at control input pins (RE, DE)0.3V to Vcc+0.3V
Driver input voltage (DI)0.3V to Vcc+0.3V
Driver output voltage (A, B, Y, and Z)+/-13V
Receiver output voltage (RO)0.3V to (Vcc + 0.3V)
Receiver input voltage (A, B)+/-13V
Voltage input range, transient pulse, A, B, Y and Z
through 100 Ω , see Figure 11+/-65.0V
Package Power Dissipation:
Maximum Junction Temperature 150°C
8-Pin SO $\Theta_{JA} = 128.4^{\circ}C/W$
14-Pin SO ΘJA = 86°C/W
Storage Temperature65°C to +150°C
Lead Temperature (soldering, 10s)+300°C

- RECOMMENDED OPERATING CONDITIONS

Vcc=5V ±10%. TMIN to TMAX, unless otherwise noted. Typical values are Vcc=5V and Ta=25°C

Recommended Operating Conditions		Min.	Nom.	Max.	Unit
Supply Voltage, Vcc		4.5	5	5.5	V
Input Voltage on A and	I B pins	-7		12	V
High-level input voltage (DI, DE or RE), VIH		2		Vcc	V
Low-level input voltage (DI, DE or RE), VIH		0		0.8	V
Output Current	Driver	-60		60	
	Receiver	-8		8	- mA
Signaling Rate, 1/tui	SP3080E, SP3081E, SP3082E			0.115	
	SP3083E, SP3084E, SP3085E			0.5	Mbps
	SP3086E, SP3087E, SP3088E			20	
Operating Free Air Temperature, TA	Industrial Grade (E)	-40		85	°C

Note: The least positive (most negative) limit is designated as the maxium value.

ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
Digital I	nput Signals: DI, DE, RE					l	
		High, V _{IH}		2.0			
Logic inpu	t thresholds	Low, VIL				0.8	V
Logic Inpu	t Current	T _A = 25°C, at	ter first transition			±1	μA
Input Hyst	eresis	T _A = 25°C			100		mV
Driver							
Differentia	I Driver Output (Vob)	No Load				Vcc	V
Differentia	I Driver Output, Test 1	RL=100Ω (RS	S-422)	2		Vcc	
Dillerentia	Tonver Output, Test 1	RL=54Ω (RS	-485)	1.5	2.7	Vcc	V
Differentia	l Driver Output, Test 2	V _{CM} = -7 to +	12V	1.5		Vcc	
	Magnitude of Differential Output Vod) (Note 1)	RL=54 or 100	Ω			±0.2	V
Driver Cor	mmon Mode Output Voltage (Vcc)	RL=54 or 100	Ω	1		3	V
Change in (ΔVoc)	Common Mode Output Voltage	RL=54 or 100Ω				±0.2	V
Driver Sho	ort Circuit Current Limit	-7V ≤ Vout ≤	s +12V (Note 5)			±250	mA
		DE=0,	Vout=12V			125	
Output Lea Y & Z pins	akage Current (Full-duplex versions,) Note 2	RE=0, Vcc=0 or 5.5V	Vout= -7V	-100			μΑ
Receive	r		1			,	'
Receiver I	nput Resistance	-7V ≤ Vcm ≤	12V	96			ΚΩ
		DE=0,	V _{IN} = 12V			125	
Input Curr	ent (A, B pins)	RE=0, Vcc=0 or 5.5V	V _{IN} = -7V	-100			μA
Receiver [Differential Threshold (VA-VB)	-7V ≤ V _{CM} ≤ 12V		-200	-125	-40	mV
Receiver I	nput Hysteresis				25		mV
Receiver	Voн	Iоит = -8mA,	V _{ID} = -40mV	Vcc-1.5			V
Output Voltage	VoL	Іоит = 8mA, \	V _{ID} = -200mV			0.4	
High-Z Re	ceiver Output Current	Output Current Vcc =5.5V, 0 ≤ Vouт ≤ Vcc				± 1	μA
Receiver Output Short Circuit Current		0V ≤ V _{RO} ≤ V	cc			± 95	mA
Supply	and Protection					,	
Supply	IQ, Active Mode	No load, DI=	0 or Vcc		400	900	μA
Current	Shutdown Mode	DE=0, RE=\	/cc, DI=Vcc			1	μA
Thermal S	hutdown Temperature	Junction tem	perature		165		00
Thermal S	hutdown Hysteresis				15		- °C

Notes:

Notes:

1. Change in Magnitude of Differential Output Voltage and Change in Magnitude of Common Mode Output Voltage are the changes in output voltage when DI input changes state.

2. Except devices which don't have DE or RE inputs.

3. The transceivers are put into shutdown by bringing RE high and DE low. If the inputs are in this state for less than 50ns the device does not enter shutdown. If the enable inputs are held in this state for at least 600ns the device is assured to be in shutdown. In this low power mode most circuitry is disabled and supply current is typically 1nA. 4.Characterized, not 100% tested.

^{5.} See Driver Short Circuit Limit Test Circuit.


Unless otherwise noted Vcc= +5.0 \pm 0.5V, ambient temperature T $_{\rm A}$ from -40 to +85°C

SP3080E, SP3081E, SP3082E	Conditions	Min.	Тур.	Max.	Unit
DRIVER CHARACTERISTICS:					
Data Signaling Rate (1 / tu)	Duty Cycle 40 to 60%	115			Kbps
Driver Propagation Delay (tphl, tplh)	R _L = 54Ω, C _L = 50pF,	500		2600	ns
Driver Output Rise/Fall Time (t _R , t _F)		667	1200	2500	ns
Driver Differential Skew (tplh – tphl)				±200	ns
Driver Enable to Output High (tdzh)	SP3080E, SP3081E			3500	ns
Driver Enable to Output Low (t _{DZL})				3500	ns
Driver Disable from Output High (tDHZ)				100	ns
Driver Disable from Output Low (tolz)				100	ns
Shutdown to Driver Output Valid (tdzv)				6000	ns


SP3083E, SP3084E, SP3085E	Conditions	Min.	Тур.	Max.	Unit
DRIVER CHARACTERISTICS:					
Data Signaling Rate (1/ tu)	Duty Cycle 40 to 60%	500			Kbps
Driver Propagation Delay (tphl, tplh)	$R_L = 54\Omega$, $C_L = 50pF$,	250		1000	ns
Driver Output Rise/Fall Time (t _R , t _F)		200	530	750	ns
Driver Differential Skew (tplh – tphl)				±100	ns
Driver Enable to Output High (tozh)	SP3083E, SP3084E			2500	ns
Driver Enable to Output Low (tdzl)				2500	ns
Driver Disable from Output High (tDHZ)				100	ns
Driver Disable from Output Low (t _{DLZ})				100	ns
Shutdown to Driver Output Valid (tpzv)				4500	ns

	T =				
SP3086E, SP3087E, SP3088E	Conditions	Min.	Тур.	Max.	Unit
DRIVER CHARACTERISTICS:					
Data Signaling Rate (1 / tu)	Duty Cycle 40 to 60%	20			Mbps
Driver Propagation Delay (tphl., tplh)	$R_L = 54\Omega$, $C_L = 50pF$,		12	20	ns
Driver Output Rise/Fall Time (t _R , t _F)			6	10	ns
Driver Differential Skew (tplh - tphL)				±5	ns
Driver Enable to Output High (tozh)	SP3086E, SP3087E			150	ns
Driver Enable to Output Low (tdzL)				150	ns
Driver Disable from Output High (tDHZ)				50	ns
Driver Disable from Output Low (t _{DLZ})				50	ns
Shutdown to Driver Output Valid (tdzzv)				250	ns


Receiver CHARACTERISTICS:	Conditions	Min.	Тур.	Max.	Unit
Receiver Prop. Delay SP3080E - SP3085E	C _L = 15pF, V _{ID} = ±2V,		75	200	ns
Receiver Prop. Delay SP3086E - SP3088E				75	ns
Prop. Delay Skew SP3080E-SP3085E				±30	ns
Prop. Delay Skew SP3086E-SP3088E				±5	ns
Receiver Output Rise/Fall Time	C _L = 15pf			15	ns
Receiver Enable to Output High (t _{ZH})				50	ns
Receiver Enable to Output Low (tz.)				50	ns
Receiver Disable from High (thz)				50	ns
Receiver Disable from Low (t _{LZ})				50	ns
Shutdown to Receiver Output Valid (t _{ROV})				3500	ns
Time to Shutdown (Note 2,3,4)		50	200	600	ns




No-Load Supply Current vs Temperature




Supply Current vs Signaling Rate (SP3080E-SP3082E)




Supply Current vs Signaling Rate (SP3086E-SP3088E)




Shutdown Current vs Temperature




Supply Current vs Signaling Rate (SP3083E-SP3085E)




Output Current vs Driver Output Low Voltage




Output Current vs Driver Output High Voltage




Driver Differential Output Voltage vs Temperature




Receiver Output High Voltage vs Temperature




Driver Output Current vs Differential Output Voltage




Receiver Output Low Voltage vs Temperature




Receiver Output Voltage vs Differential Input Voltage




Output Current vs Receiver Output Low Voltage




Driver Average Propagation Delay vs Temperature (SP3080E-SP3082E)




Driver Propagation Delay vs Temperature (SP3080E-SP3082E)




Driver Average Propagation Delay vs Temperature (SP3083E-SP3085E)




Output Current vs Receiver Output High Voltage




Driver Propagation Delay vs Temperature (SP3083E-SP3085E)




Driver Propagation Delay vs Temperature (SP3086E-SP3088E)




Receiver Average Propagation Delay vs Temperature (SP3080E-SP3082E)




Receiver Propagation Delay vs Temperature (SP3080E-SP3082E)



Receiver Propagation Delay vs Temperature (SP3083E-SP3085E)




Driver Average Propagation Delay vs Temperature (SP3086E-SP3088E)




Receiver Propagation Delay vs Temperature (SP3086E-SP3088E)


- TYPICAL PERFORMANCE CHARACTERISTICS




Driver Propagation Delay (SP3080E-SP3082E)




Driver and Receiver Hot Swap Performance vs. Vcc



Receiver Average Propagation Delay vs Temperature (SP3086E-SP3088E)




Driver output Waveform Low to High (SP3080E-SP3082E)




Driver output Waveform High to Low (SP3080E-SP3082E)


TYPICAL PERFORMANCE CHARACTERISTICS




Driver and Receiver Waveform High to Low (SP3080E-SP3082E)




Driver Propagation Delay (SP3083E-SP3085E)




Driver Output Waveform Low to High (SP3083E-SP3085E)



Driver Output Waveform High to Low (SP3083E-SP3085E)




Driver and Receiver Waveform Low to High (SP3080E-SP3082E)




Driver and Receiver Waveform Low to High (SP3083E-SP3085E)


TYPICAL PERFORMANCE CHARACTERISTICS




Driver Propagation Delay (SP3086E-SP3088E)




Driver Output Waveform Low to High (SP3086E-SP3088E)




Driver Output Waveforms High to Low (SP3086E-SP3088E)



Driver and Receiver Waveform Low to High (SP3086E-SP3088E)




Driver and Receiver Waveform High to Low (SP3083E-SP3085E)




Driver and Receiver Waveform High to Low (SP3086E-SP3088E)


TYPICAL PERFORMANCE CHARACTERISTICS



Receiver Propagation Delay (SP3086E-SP3088E)



Receiver Propagation Delay (SP3083E-SP3085E)



Receiver Propagation Delay (SP3080E-SP3082E)

TEST CIRCUITS




Figure 1. Driver DC Test Circuit





Figure 2. Receiver DC Test Circuit






Figure 3. Driver Propagation Delay Time Test Circuit and Timing Diagram






Figure 4. Driver Short Circuit Current Limit Test Circuit








Figure 6. Driver Enable and Disable Times Test Circuit and Timing Diagram




Figure 7. Driver Enable and Disable Times Test Circuit and Timing Diagram




Figure 8. Receiver Propagation Delay Test Circuit and Timing Diagram









Figure 9. Receiver Enable and Disable Times Test Circuit











S1 is closed, S2 is open, S3 = -1.5V





Figure 10. Receiver Enable and DisableTiming Diagram

Power-on or Power-off



Note: Test is performed to ensure survivability only. Normal operation during transient is not specified.

Figure 11. Transient Over Voltage Tolerance Test Circuit

SP3080E, SP3083E, SP3086E (Full Duplex)

Transmitting					
	Inputs		Out	puts	
RE	DE	DI	Υ	Z	
X	1	1	1	0	
Х	1	0	0	1	
0	0	Х	Hig	h-Z	
1	0	X	Shut	down	

Receiving					
	Inputs		Output		
RE	DE	V _A - V _B	RO		
0	Х	≥ -40mV	1		
0	Х	≤-200mV	0		
0	X	Open/shorted	1		
1	1	Х	High-Z		
1	0	Х	Shutdown		

SP3081E SP3084E, SP3087E (Full Duplex)

Transmitting				
Input	Outputs			
DI	Y	Z		
1	1	0		
0	0	1		
Open	1	0		

Receiving			
Inputs	Output		
V _A - V _B	RO		
≥ -40mV	1		
≤-200mV	0		
Open/shorted	1		

SP3082E SP3085E, SP3088E (Half Duplex)

Transmitting								
Inputs			Outputs					
RE	DE	DI	Α	В				
Х	1	1	1	0				
Х	1	0	0	1				
0	0	Х	High-Z					
1	0	Х	Shutdown					

	Receiving						
	Inputs		Output				
RE	DE	V _A - V _B	RO				
0	X	≥ -40mV	1				
0	Х	≤-200mV	0				
0	X	Open/shorted	1				
1	1	X	High-Z				
1	0	Х	Shutdown				

Note: Receiver inputs -200mV < VA - VB $\,\,$ < -40mV, should be considered indeterminate

PRODUCT SELECTOR GUIDE

Part Number	Duplex	Data Rate (Mbps)	Shut-down	Receiver & Driver Enable	Trans on Bus	Foot-print	pin-compatible upgrade from:
SP3080E	Full	0.115	Yes	Yes	256	SN75180	MAX3080
SP3081E	Full	0.115	No	No	256	SN75179	MAX3081
SP3082E	Half	0.115	Yes	Yes	256	SN75176	SP483, MAX3082
SP3083E	Full	0.5	Yes	Yes	256	SN75180	MAX3083
SP3084E	Full	0.5	No	No	256	SN75179	MAX3084
SP3085E	Half	0.5	Yes	Yes	256	SN75176	MAX3085
SP3086E	Full	20	Yes	Yes	256	SN75180	SP1491, MAX3086
SP3087E	Full	20	No	No	256	SN75179	SP1490, MAX3087
SP3088E	Half	20	Yes	Yes	256	SN75176	SP1481, MAX3088

DETAILED DESCRIPTION

SP3080E-SP3088E is a family of advanced RS-485/RS-422 transceivers. Each contains one driver and one receiver. These devices feature fail-safe circuitry that guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled. SP3080E, SP3082E, SP3083E, SP3085E, SP3086E and SP3088E also feature a hot-swap capability allowing live insertion without error data transfer.

The SP3080E, SP3081E and SP3082E feature reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 115kbps. The SP3083E, SP3084E and SP3085E also offer slew-rate limits allowing transmit speeds up to 500kbps. The SP3086E, SP3087E, SP3088E driver slew rates are not limited, making transmit speeds up to 20Mbps possible.

The SP3082E, SP3085E and SP3088E are half-duplex transceivers, while the SP3080E, SP3081E, SP3083E, SP3084E, SP3086E, and SP3087E are full duplex transceivers.

All devices operate from a single 5.0V supply. Drivers are output short-circuit current limited. Thermal-shutdown circuitry protects drivers against excessive power dissipation. When activated, the thermal-shutdown circuitry places the driver outputs into a high-impedance state.

RECEIVER INPUT FILTERING

SP3080E-SP3085E receivers incorporate input filtering in addition to input hysteresis. This filtering enhances noise immunity with differential signals that have very slow rise and fall times. Receiver propagation delay increases due to this filtering.

ADVANCED FAIL SAFE

Ordinary RS485 differential receivers will be in an indeterminate state whenever A - B is less than ±200mV. This situation can occur whenever the data bus is not being actively driven. The Advanced Failsafe feature of the SP3080E family guarantees a logic-high receiver output if the receiver's differential inputs are shorted, open-circuit, or if they are shunted by a termination resistor.

The receiver thresholds of the SP3080E family, are very precise and offset by at least a 40mV noise margin from ground. This results in a logic-high receiver output at zero volts input differential while maintaining compliance with the EIA/TIA-485 standard of ±200mV.

HOT-SWAP CAPABILITY

When a micro-processor or other logic device undergoes its power-up sequence its logic-outputs are typically at high impedance. In this state they are unable to drive the DE and signals to a defined logic level. During this period, noise, parasitic coupling or leakage from other devices could cause standard CMOS enable inputs to drift to an incorrect logic level.

If circuit boards are inserted into an energized backplane (commonly called "live insertion" or "hot-swap") power may be suddenly applied to all circuits. Without the hot-swap capability, this situation could improperly enable the transceiver's driver or receiver, driving invalid data onto shared busses and possibly causing driver contention or device damage.

The SP3080E family contains a special power-on-reset circuit that holds DE low and \overline{RE} high for approximately 10 microseconds. After this initial power-up sequence the hot-swap circuit becomes transparent, allowing for normal, unskewed enable and disable timings.

±15KV ESD PROTECTION

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver output and receiver inputs of the SP3080E family have extra protection against static electricity. Exar uses state of the art structures to protect these pins against ESD of ±15kV without damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the SP3080E - SP3088E keeps working without latch-up or damage.

ESD protection can be tested in various ways. The transmitter outputs and receiver inputs of

the SP3080E - SP3088E are characterized for protection to the following limits:

±15kV using the Human Body Model ±8kV using the Contact Discharge method specified in IEC 61000-4-2 ±15kV Air-gap

ESD TEST CONDITIONS

ESD performance depends on a variety of conditions. Contact Exar for a reliability report that documents test setup, methodology and results.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The SP3080E family helps you design equipment to meet IEC 61000-4-2, without sacrificing board space and cost for external ESD-protection components.

The major difference between tests done using the Human Body Model and IEC 61000-4-2 is a higher peak current in IEC 61000-4-2 series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the human body model.

The air-gap test involves approaching the device with a charged probe. The contact discharge method connects the probe to the device before the probe is energized.

MACHINE MODEL

The machine model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. The objective is to emulate the stress caused when I/O pins are contacted by handling equipment during test and assembly.

256 TRANSCEIVERS ON THE BUS

The standard RS-485 receiver input impedance is $12k\Omega$ (1 unit load). A standard driver can drive up to 32 unit loads. The SP3080E family of transceivers has only a 1/8th unit load receiver input impedance ($96k\Omega$), thereby allowing eight times as many, up to 256, transceivers to be connected in parallel on a communication line. Any combination of these devices and other RS-485 transceivers up to a total of 32 unit loads may be connected to the line.

LOW POWER SHUTDOWN MODE

Low-power shutdown mode is initiated by bringing both \overline{RE} high and DE low simultaneously. While in shutdown devices typically draw only 50nA of supply current. DE and \overline{RE} may be tied together and driven by a single control signal. Devices are guaranteed not to enter shutdown if \overline{RE} is high and DE is low for less than 50ns. If the inputs are in this state for at least 600ns, the parts are shutdown.

Enable times tzH and tzL apply when the part is not in low-power shutdown state. Enable times tzH(SHDN) and tzL(SHDN) apply when the parts are shut down. The drivers and receivers take longer to become enabled from low power shutdown mode tzL(SHDN) and tzL(SHDN) than from driver/receiver-disable mode (tzH, tzL).

DRIVER OUTPUT PROTECTION

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. First, a driver-current limit on the output stage provides immediate protection against short circuits over the whole common-mode voltage range. Second, a thermal-shutdown circuit forces the driver outputs into a high-impedance state if junction temperature becomes excessive.

LINE LENGTH. EMI. AND REFLECTIONS

SP3080E - SP3085E feature controlled slewrate drivers that minimize EMI and reduce reflections caused by improperly terminated cables.


SP3080E - SP3083E driver rise and fall times are limited to no faster than 667ns, allowing error-free data transmission up to 115kbps. The SP3083E, SP3084E and SP3085E offer somewhat higher driver output slew-rate limits, allowing transmit speeds up to 500kbps.

The RS-485/RS-422 standard covers line lengths up to 4,000ft. Maximum achievable line length is a function of signal attenuation and noise. Use of slew-controlled drivers such as the SP3080E-SP3086E may help to reduce crosstalk interference and permit communication over longer transmission lines.


Termination prevents reflections by eliminating the impedance mismatches on a transmission line. Line termination is typically used if rise and fall times are shorter than the round-trip signal propagation time. Slew-limited drivers may reduce or eliminate the need for cable termination in many applications.

TYPICAL APPLICATIONS:

Half-Duplex Network



Bi-Directional Full-Duplex Network



Point to Multi-Point Repeater

