

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









### Electronic Protection Array for ESD and Overvoltage Protection

## **SP723**

The SP723 is an array of SCR/Diode bipolar structures for ESD and over-voltage protection of sensitive input circuits. The SP723 has 2 protection SCR/Diode device structures per input. There are a total of 6 available inputs that can be used to protect up to 6 external signal or bus lines. Over-voltage protection is from the IN (Pins 1 - 3 and Pins 5 - 7) to V+ or V-.


The SCR structures are designed for fast triggering at a threshold of one +VBE diode threshold above V+ (Pin 8) or a -VBE diode threshold below V- (Pin 4). From an IN input, a clamp to V+ is activated if a transient pulse causes the input to be increased to a voltage level greater than one VBE above V+. A similar clamp to V- is activated if a negative pulse, one VBE less than V-, is applied to an IN input.


Refer to Fig 1 and Table 1 for further details. Refer to Application Note AN9304 and AN9612 for further detail.

## Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.	Min. Order Qty.
SP723AP	-40 to 105	8 Ld PDIP	E8.3	2000
SP723AB	-40 to 105	8 Ld SOIC	M8.15	1960
SP723ABT	-40 to 105	8 Ld SOIC Tape and Reel	M8.15	2500

### Functional Diagram






### **Features**

• ESD Interface per HBM Standards - IEC 61000-4-2, Direct Discharge 8kV (Level 4) - IEC 61000-4-2, Air Discharge
• Peak Current Capability  - IEC 61000-4-5 8/20µs Peak Pulse Current. ±7A  - Single Transient Pulse, 100s Pulse Width. ±4A
Designed to Provide Over-Voltage Protection     Single-Ended Voltage Range to +30V     Differential Voltage Range to ±15V
• Fast Switching
• Low Input Leakages
• Low Input Capacitance5pF Typical
An Array of 6 SCR/Diode Pairs
• Operating Temperature Range40°C to 105°C

### **Applications**

- Microprocessor/Logic Input Protection
- · Data Bus Protection
- Analog Device Input Protection
- Voltage Clamp

### **Pinout**





### Electronic Protection Array for ESD and Overvoltage Protection

## **SP723**

### 

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( °C/W)
PDIP Package	
SOIC Package	170
Storage Temperature Range	65°C to 150°C
Maximum Junction Temperature	150°C
Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1.  $\theta_{\text{JA}}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specification**  $T_A = 40^{\circ}C$  to  $105^{\circ}C$ ,  $V_{IN} = 0.5V_{CC}$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range, V <sub>SUPPLY</sub> = [(V+) - (V-)]	V <sub>SUPPLY</sub>		-	2 to 30	-	V
Forward Voltage Drop						
IN to V-	V <sub>FWDL</sub>	I <sub>IN</sub> = 2A (Peak Pulse)	-	2	-	V
IN to V+	V <sub>FWDH</sub>		-	2	-	V
Input Leakage Current	I <sub>IN</sub>		-20	5	+20	nA
Quiescent Supply Current	IQUIESCENT		-	50	200	nA
Equivalent SCR ON Threshold		Note 3	-	1.1	-	V
Equivalent SCR ON Resistance		V <sub>FWD</sub> /I <sub>FWD</sub> ; Note 3	-	0.5	-	Ω
Input Capacitance	C <sub>IN</sub>		-	5	-	pF
Input Switching Speed	t <sub>ON</sub>		-	2	-	ns

#### NOTES:

- 2. In automotive and battery operated systems, the power supply lines should be externally protected for load dump and reverse battery. When the V+ and V- Pins are connected to the same supply voltage source as the device or control line under protection, a current limiting resistor should be connected in series between the external supply and the SP723 supply pins to limit reverse battery current to within the rated maximum limits. Bypass capacitors of typically 0.01μF or larger from the V+ and V- Pins to ground are recommended.
- 3. Refer to the Figure 3 graph for definitions of equivalent "SCR ON Threshold" and "SCR ON Resistance". These characteristics are given here for thumb-rule information to determine peak current and dissipation under EOS conditions.

## ESD Capability

ESD capability is dependent on the application and defined test standard. The evaluation results for various test standards and methods based on Figure 1 are shown in Table 1.

The SP723 has a Level 4 HBM capability when tested as a device to the IEC 61000-4-2 standard. Level 4 specifies a required capability greater than 8kV for direct discharge and greater than 15kV for air discharge.

For the "Modified" MIL-STD-3015.7 condition that is defined as an "incircuit" method of ESD testing, the V+ and V- pins have a return path to ground and the SP723 ESD capability is typically greater than 25kV from 100pF through  $1.5k\Omega$ . By strict definition of MIL-STD-3015.7 using "pinto-pin" device testing, the ESD voltage capability is greater than 10kV.

For the SP723 EIAJ IC121 Machine Model (MM) standard, the ESD capability is typically greater than 2kV from 200pF with no series resistance.

#### TABLE 1. ESD TEST CONDITIONS

STANDARD	TYPE/MODE	R <sub>D</sub>	CD	±V <sub>D</sub>
IEC 1000-4-2	HBM, Air Discharge	330Ω	150pF	15kV
(Level 4)	HBM, Direct Discharge	330Ω	150pF	8kV
MIL-STD-3015.7	-STD-3015.7 Modified HBM		100pF	25kV
	Standard HBM	1.5kΩ	100pF	10kV
EIAJ IC121	Machine Model	0kΩ	200pF	2kV





FIGURE 1. ELECTROSTATIC DISCHARGE TEST

## Electronic Protection Array for ESD and Overvoltage Protection

## **SP723**






FIGURE 2. LOW CURRENT SCR FORWARD VOLTAGE DROP
CURVE

FIGURE 3. HIGH CURRENT SCR FORWARD VOLTAGE DROP CURVE




FIGURE 4. TYPICAL APPLICATION OF THE SP723 AS AN INPUT CLAMP FOR OVER-VOLTAGE, GREATER THAN 1VBE ABOVE V+ OR LESS THAN -1VBE BELOW V-



### Electronic Protection Array for ESD and Overvoltage Protection

### **SP723**


#### Peak Transient Current Capability of the SP723

The peak transient current capability rises sharply as the width of the current pulse narrows. Destructive testing was done to fully evaluate the SP723's ability to withstand a wide range of peak current pulses vs time. The circuit used to generate current pulses is shown in Figure 5.

The test circuit of Figure 5 is shown with a positive pulse input. For a negative pulse input, the (-) current pulse input goes to an SP723 'IN' input pin and the (+) current pulse input goes to the SP723 V- pin. The V+ to V- supply of the SP723 must be allowed to float. (i.e., It is not tied to the ground reference of the current pulse generator.) Figure 6 shows the point of overstress as defined by increased leakage in excess of the data sheet published limits.

The maximum peak input current capability is dependent on the ambient temperature, improving as the temperature is reduced. Peak current curves are shown for ambient temperatures of 25°C and 105°C and a 15V power supply condition. The safe operating range of the transient peak current should be limited to no more than 75% of the measured overstress level for any given pulse width as shown in the curves of Figure 6.

Note that adjacent input pins of the SP723 may be paralleled to improve current (and ESD) capability. The sustained peak current capability is increased to nearly twice that of a single pin.



 $R_1 \sim 10\Omega \, TYPICAL$ V<sub>X</sub> ADJ. 10V/ATYPICAL

C1 ~ 100µF

FIGURE 5. TYPICAL SP723 PEAK CURRENT TEST CIRCUIT WITH A VARIABLE PULSE WIDTH INPUT





FIGURE 6. SP723 TYPICAL SINGLE PULSE PEAK CURRENT CURVES SHOWING THE MEASURED POINT OF OVERSTRESS IN AMPERES vs PULSE WIDTH TIME IN MILLISECONDS



### Electronic Protection Array for ESD and Overvoltage Protection

## **SP723**

### Dual-In-Line Plastic Packages (PDIP)



#### NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and  $\boxed{e_A}$  are measured with the leads constrained to be perpendicular to datum  $\boxed{-C_-}$ .
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions.
   Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

# E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE


INCHES		MILLIN		
MIN	MAX	MIN	MAX	NOTES
-	0.210	-	5.33	4
0.015	-	0.39	-	4
0.115	0.195	2.93	4.95	-
0.014	0.022	0.356	0.558	-
0.045	0.070	1.15	1.77	8, 10
0.008	0.014	0.204	0.355	-
0.355	0.400	9.01	10.16	5
0.005	-	0.13	-	5
0.300	0.325	7.62	8.25	6
0.240	0.280	6.10	7.11	5
0.100 BSC		2.54 BSC		-
0.300 BSC		7.62 BSC		6
-	0.430	-	10.92	7
0.115	0.150	2.93	3.81	4
8		8		9
	0.015 0.015 0.014 0.045 0.008 0.355 0.005 0.300 0.240 0.300	MIN         MAX           -         0.210           0.015         -           0.115         0.195           0.014         0.022           0.045         0.070           0.008         0.014           0.355         0.400           0.005         -           0.300         0.325           0.240         0.280           0.100 BSC         0.300 BSC           -         0.430           0.115         0.150	MIN         MAX         MIN           -         0.210         -           0.015         -         0.39           0.115         0.195         2.93           0.014         0.022         0.356           0.045         0.070         1.15           0.008         0.014         0.204           0.355         0.400         9.01           0.005         -         0.13           0.300         0.325         7.62           0.240         0.280         6.10           0.100 BSC         2.54           0.300 BSC         7.62           -         0.430         -           0.115         0.150         2.93	MIN         MAX         MIN         MAX           -         0.210         -         5.33           0.015         -         0.39         -           0.115         0.195         2.93         4.95           0.014         0.022         0.356         0.558           0.045         0.070         1.15         1.77           0.008         0.014         0.204         0.355           0.355         0.400         9.01         10.16           0.005         -         0.13         -           0.300         0.325         7.62         8.25           0.240         0.280         6.10         7.11           0.100         BSC         2.54         BSC           -         0.430         -         10.92           0.115         0.150         2.93         3.81



### Electronic Protection Array for ESD and Overvoltage Protection

## **SP723**

### Small Outline Plastic Packages (SOIC)



#### NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

### M8.15 (JEDEC MS-012-AA ISSUE C) **8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE**

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050 BSC		1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8		8		7
μ	0°	8 <sup>0</sup>	0°	80	-