



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MPC5602D



MPC5602D Microcontroller Data Sheet

- Single issue, 32-bit CPU core complex (e200z0h)
 - Compliant with the Power Architecture[®] embedded category
 - Includes an instruction set enhancement allowing variable length encoding (VLE) for code size footprint reduction. With the optional encoding of mixed 16-bit and 32-bit instructions, it is possible to achieve significant code size footprint reduction.
- Up to 256 KB on-chip Code Flash supported with Flash controller and ECC
- 64 KB on-chip Data Flash with ECC
- Up to 16 KB on-chip SRAM with ECC
- Interrupt controller (INTC) with multiple interrupt vectors, including 20 external interrupt sources and 18 external interrupt/wakeup sources
- Frequency modulated phase-locked loop (FMPLL)
- Crossbar switch architecture for concurrent access to peripherals, Flash, or SRAM from multiple bus masters
- Boot assist module (BAM) supports internal Flash programming via a serial link (CAN or SCI)
- Timer supports input/output channels providing a range of 16-bit input capture, output compare, and pulse width modulation functions (eMIOS-lite)
- Up to 33 channel 12-bit analog-to-digital converter (ADC)
- 2 serial peripheral interface (DSPI) modules
- 3 serial communication interface (LINFlex) modules
 - LINFlex 1 and 2: Master capable
 - LINFlex 0: Master capable and slave capable; connected to eDMA
- 1 enhanced full CAN (FlexCAN) module with configurable buffers
- Up to 79 configurable general purpose pins supporting input and output operations (package dependent)
- Real Time Counter (RTC) with clock source from 128 kHz or 16 MHz internal RC oscillator supporting autonomous wakeup with 1 ms resolution with max timeout of 2 seconds
- Up to 4 periodic interrupt timers (PIT) with 32-bit counter resolution
- 1 System Timer Module (STM)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 Class 1 standard
- Device/board boundary Scan testing supported with per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1)
- On-chip voltage regulator (VREG) for regulation of input supply for all internal levels

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Table of Contents

| | | | | | |
|-------|--|----|--------|---|----|
| 1 | Introduction | 3 | 4.10 | Power consumption | 41 |
| 1.1 | Document overview | 3 | 4.11 | Flash memory electrical characteristics | 42 |
| 1.2 | Description | 3 | 4.11.1 | Program/Erase characteristics | 42 |
| 2 | Block diagram | 4 | 4.11.2 | Flash power supply DC characteristics | 44 |
| 3 | Package pinouts and signal descriptions | 7 | 4.11.3 | Start-up/Switch-off timings | 45 |
| 3.1 | Package pinouts | 7 | 4.12 | Electromagnetic compatibility (EMC) characteristics | 45 |
| 3.2 | Pad configuration during reset phases | 9 | 4.12.1 | Designing hardened software to avoid noise problems | 45 |
| 3.3 | Voltage supply pins | 9 | 4.12.2 | Electromagnetic interference (EMI) | 46 |
| 3.4 | Pad types | 10 | 4.12.3 | Absolute maximum ratings (electrical sensitivity) | 46 |
| 3.5 | System pins | 10 | 4.13 | Fast external crystal oscillator (4 to 16 MHz) electrical characteristics | 48 |
| 3.6 | Functional ports | 11 | 4.14 | FMPLL electrical characteristics | 51 |
| 4 | Electrical characteristics | 21 | 4.15 | Fast internal RC oscillator (16 MHz) electrical characteristics | 51 |
| 4.1 | Introduction | 21 | 4.16 | Slow internal RC oscillator (128 kHz) electrical characteristics | 52 |
| 4.2 | Parameter classification | 21 | 4.17 | ADC electrical characteristics | 54 |
| 4.3 | NVUSRO register | 21 | 4.17.1 | Introduction | 54 |
| 4.3.1 | NVUSRO[<code>PAD3V5V</code>] field description | 22 | 4.17.2 | Input impedance and ADC accuracy | 55 |
| 4.3.2 | NVUSRO[<code>OSCILLATOR_MARGIN</code>] field description | 22 | 4.17.3 | ADC electrical characteristics | 60 |
| 4.3.3 | NVUSRO[<code>WATCHDOG_EN</code>] field description | 22 | 4.18 | On-chip peripherals | 62 |
| 4.4 | Absolute maximum ratings | 22 | 4.18.1 | Current consumption | 62 |
| 4.5 | Recommended operating conditions | 23 | 4.18.2 | DSPI characteristics | 63 |
| 4.6 | Thermal characteristics | 26 | 4.18.3 | JTAG characteristics | 70 |
| 4.6.1 | Package thermal characteristics | 26 | 5 | Package characteristics | 70 |
| 4.6.2 | Power considerations | 26 | 5.1 | Package mechanical data | 70 |
| 4.7 | I/O pad electrical characteristics | 27 | 5.1.1 | 100 LQFP | 70 |
| 4.7.1 | I/O pad types | 27 | 5.1.2 | 64 LQFP | 74 |
| 4.7.2 | I/O input DC characteristics | 27 | 6 | Ordering information | 77 |
| 4.7.3 | I/O output DC characteristics | 28 | 7 | Document revision history | 78 |
| 4.7.4 | Output pin transition times | 31 | | | |
| 4.7.5 | I/O pad current specification | 31 | | | |
| 4.8 | RESET electrical characteristics | 35 | | | |
| 4.9 | Power management electrical characteristics | 37 | | | |
| 4.9.1 | Voltage regulator electrical characteristics | 37 | | | |
| 4.9.2 | Low voltage detector electrical characteristics | 40 | | | |

1 Introduction

1.1 Document overview

This document describes the device features and highlights the important electrical and physical characteristics.

1.2 Description

These 32-bit automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology and designed specifically for embedded applications.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (auxiliary processing unit), providing improved code density. It operates at speeds of up to 48 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with the user's implementations.

The device platform has a single level of memory hierarchy and can support a wide range of on-chip static random access memory (SRAM) and internal flash memory.

Table 1. MPC5602D device comparison

| Feature | Device | | | |
|---------------------------------------|-----------------------|---------------|---------------|---------------|
| | MPC5601DxLH | MPC5601DxLL | MPC5602DxLH | MPC5602DxLL |
| CPU | e200z0h | | | |
| Execution speed | Static – up to 48 MHz | | | |
| Code flash memory | 128 KB | | 256 KB | |
| Data flash memory | 64 KB (4 × 16 KB) | | | |
| SRAM | 12 KB | | 16 KB | |
| eDMA | 16 ch | | | |
| ADC (12-bit) | 16 ch | 33 ch | 16 ch | 33 ch |
| CTU | 16 ch | | | |
| Total timer I/O ¹ eMIOS | 14 ch, 16-bit | 28 ch, 16-bit | 14 ch, 16-bit | 28 ch, 16-bit |
| • Type X ² | 2 ch | 5 ch | 2 ch | 5 ch |
| • Type Y ³ | — | 9 ch | — | 9 ch |
| • Type G ⁴ | 7 ch | 7 ch | 7 ch | 7 ch |
| • Type H ⁵ | 4 ch | 7 ch | 4 ch | 7 ch |
| SCI (LINFlex) | 3 | | | |
| SPI (DSPI) | 2 | | | |
| CAN (FlexCAN) | 1 | | | |
| GPIO ⁶ | 45 | 79 | 45 | 79 |

Table 1. MPC5602D device comparison (continued)

| Feature | Device | | | |
|---------|-------------|-------------|-------------|-------------|
| | MPC5601DxLH | MPC5601DxLL | MPC5602DxLH | MPC5602DxLL |
| Debug | JTAG | | | |
| Package | 64 LQFP | 100 LQFP | 64 LQFP | 100 LQFP |

¹ Refer to eMIOS chapter of device reference manual for information on the channel configuration and functions.

² Type X = MC + MCB + OPWMT + OPWMB + OPWFMB + SAIC + SAOC

³ Type Y = OPWMT + OPWMB + SAIC + SAOC

⁴ Type G = MCB + IPWM + IPM + DAOC + OPWMT + OPWMB + OPWFMB + OPWMCB + SAIC + SAOC

⁵ Type H = IPWM + IPM + DAOC + OPWMT + OPWMB + SAIC + SAOC

⁶ I/O count based on multiplexing with peripherals

2 Block diagram

Figure 1 shows a top-level block diagram of the MPC5602D device series.




Figure 1. MPC5602D series block diagram

Table 2 summarizes the functions of all blocks present in the MPC5602D series of microcontrollers. Please note that the presence and number of blocks varies by device and package.

Table 2. MPC5602D series block summary

| Block | Function |
|---|---|
| Analog-to-digital converter (ADC) | Multi-channel, 12-bit analog-to-digital converter |
| Boot assist module (BAM) | A block of read-only memory containing VLE code which is executed according to the boot mode of the device |
| Clock generation module (MC_CGM) | Provides logic and control required for the generation of system and peripheral clocks |
| Clock monitor unit (CMU) | Monitors clock source (internal and external) integrity |
| Cross triggering unit (CTU) | Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT |
| Crossbar switch (XBAR) | Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width. |
| Deserial serial peripheral interface (DSPI) | Provides a synchronous serial interface for communication with external devices |
| Enhanced direct memory access (eDMA) | Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels. |
| Enhanced modular input output system (eMIOS) | Provides the functionality to generate or measure events |
| Error correction status module (ECSM) | Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes |
| Flash memory | Provides non-volatile storage for program code, constants and variables |
| FlexCAN (controller area network) | Supports the standard CAN communications protocol |
| Frequency-modulated phase-locked loop (FMPLL) | Generates high-speed system clocks and supports programmable frequency modulation |
| Internal multiplexer (IMUX) SIU subblock | Allows flexible mapping of peripheral interface on the different pins of the device |
| Interrupt controller (INTC) | Provides priority-based preemptive scheduling of interrupt requests |
| JTAG controller (JTAGC) | Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode |
| LINFlex controller | Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load |
| Mode entry module (MC_ME) | Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications |
| Non-maskable interrupt (NMI) | Handles external events that must produce an immediate response, such as power down detection |
| Periodic interrupt timer (PIT) | Produces periodic interrupts and triggers |
| Power control unit (MC_PCU) | Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU |

Table 2. MPC5602D series block summary (continued)

| Block | Function |
|---|--|
| Real-time counter (RTC) | Provides a free-running counter and interrupt generation capability that can be used for timekeeping applications |
| Reset generation module (MC_RGM) | Centralizes reset sources and manages the device reset sequence of the device |
| Static random-access memory (SRAM) | Provides storage for program code, constants, and variables |
| System integration unit lite (SIUL) | Provides control over all the electrical pad controls and up to 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration |
| System status and configuration module (SSCM) | Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable |
| System timer module (STM) | Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks |
| Software watchdog timer (SWT) | Provides protection from runaway code |
| Wakeup unit (WKPU) | Supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events. |

3 Package pinouts and signal descriptions

3.1 Package pinouts

The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to [Table 5](#).

Package pinouts and signal descriptions

Figure 2 shows the MPC5602D in the 100 LQFP package.




Figure 2. 100 LQFP pin configuration (top view)

Figure 3 shows the MPC5602D in the 64 LQFP package.




Figure 3. 64 LQFP pin configuration (top view)

3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are forced to tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8] (ABS[0]) is pull-up.
- RESET pad is driven low. This is pull-up only after PHASE2 reset completion.
- JTAG pads (TCK, TMS and TDI) are pull-up while TDO remains tristate.
- Precise ADC pads (PB[7:4] and PD[11:0]) are left tristate (no output buffer available).
- Main oscillator pads (EXTAL, XTAL) are tristate.

3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Two dedicated pins are used for 1.2 V regulator stabilization.

Table 3. Voltage supply pin descriptions

| Port pin | Function | Pin number | |
|----------|--|------------------|------------------------|
| | | 64 LQFP | 100 LQFP |
| VDD_HV | Digital supply voltage | 7, 28, 34, 56 | 15, 37, 52, 70, 84 |
| VSS_HV | Digital ground | 6, 8, 26, 33, 55 | 14, 16, 35, 51, 69, 83 |
| VDD_LV | 1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV} pin. ¹ | 11, 23, 57 | 19, 32, 85 |
| VSS_LV | 1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V _{DD_LV} pin. ¹ | 10, 24, 58 | 18, 33, 86 |
| VDD_BV | Internal regulator supply voltage | 12 | 20 |

¹ A decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

- S = Slow¹
- M = Medium^{1 2}
- F = Fast^{1 2}
- I = Input only with analog feature¹
- J = Input/Output ('S' pad) with analog feature
- X = Oscillator

3.5 System pins

The system pins are listed in [Table 4](#).

Table 4. System pin descriptions

| Port pin | Function | I/O direction | Pad type | RESET configuration | Pin number | |
|----------|--|---------------|----------|---------------------------------------|------------|----------|
| | | | | | 64 LQFP | 100 LQFP |
| RESET | Bidirectional reset with Schmitt-Trigger characteristics and noise filter. | I/O | M | Input, weak pull-up only after PHASE2 | 9 | 17 |
| EXTAL | Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode. ¹ | I/O | X | Tristate | 27 | 36 |
| XTAL | Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode. ¹ | I | X | Tristate | 25 | 34 |

¹ Refer to the relevant section of the device datasheet.

1. See the I/O pad electrical characteristics in the device datasheet for details.
2. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium (see the PCR[SRC] description in the device reference manual).

3.6 Functional ports

The functional port pins are listed in [Table 5](#).

Table 5. Functional port pin descriptions

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|---------------|--------|------------------------------------|--|---|----------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| Port A | | | | | | | | | |
| PA[0] | PCR[0] | AF0 AF1 AF2 AF3 — | GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] ³ | SIUL eMIOS_0 CGL eMIOS_0 WKPU | I/O I/O O I/O I | M | Tristate | 5 | 12 |
| PA[1] | PCR[1] | AF0 AF1 AF2 AF3 — — | GPIO[1] E0UC[1] — — NMI ⁴ WKPU[2] ³ | SIUL eMIOS_0 — — WKPU WKPU | I/O I/O — — I I | S | Tristate | 4 | 7 |
| PA[2] | PCR[2] | AF0 AF1 AF2 AF3 — | GPIO[2] E0UC[2] — MA[2] WKPU[3] ³ | SIUL eMIOS_0 — ADC WKPU | I/O I/O — O I | S | Tristate | 3 | 5 |
| PA[3] | PCR[3] | AF0 AF1 AF2 AF3 — — | GPIO[3] E0UC[3] — CS4_0 EIRQ[0] ADC1_S[0] | SIUL eMIOS_0 — DSP1_0 SIUL ADC | I/O I/O — I/O I I | S | Tristate | 43 | 68 |
| PA[4] | PCR[4] | AF0 AF1 AF2 AF3 — | GPIO[4] E0UC[4] — CS0_1 WKPU[9] ³ | SIUL eMIOS_0 — DSP1_1 WKPU | I/O I/O — I/O I | S | Tristate | 20 | 29 |
| PA[5] | PCR[5] | AF0 AF1 AF2 AF3 | GPIO[5] E0UC[5] — — | SIUL eMIOS_0 — — | I/O I/O — — | M | Tristate | 51 | 79 |
| PA[6] | PCR[6] | AF0 AF1 AF2 AF3 — | GPIO[6] E0UC[6] — CS1_1 EIRQ[1] | SIUL eMIOS_0 — DSP1_1 SIUL | I/O I/O — I/O I | S | Tristate | 52 | 80 |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|----------|---------|---|---|---|-------------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| PA[7] | PCR[7] | AF0 AF1 AF2 AF3 — — | GPIO[7] E0UC[7] — — EIRQ[2] ADC1_S[1] | SIUL eMIOS_0 — — SIUL ADC | I/O I/O — — I I | S | Tristate | 44 | 71 |
| PA[8] | PCR[8] | AF0 AF1 AF2 AF3 — N/A ⁵ | GPIO[8] E0UC[8] E0UC[14] — EIRQ[3] ABS[0] | SIUL eMIOS_0 eMIOS_0 — SIUL BAM | I/O I/O — — I I | S | Input, weak pull-up | 45 | 72 |
| PA[9] | PCR[9] | AF0 AF1 AF2 AF3 N/A ⁵ | GPIO[9] E0UC[9] — CS2_1 FAB | SIUL eMIOS_0 — DSPI_1 BAM | I/O I/O — I/O I | S | Pull-down | 46 | 73 |
| PA[10] | PCR[10] | AF0 AF1 AF2 AF3 — | GPIO[10] E0UC[10] — LIN2TX ADC1_S[2] | SIUL eMIOS_0 — LINFlex_2 ADC | I/O I/O — O I | S | Tristate | 47 | 74 |
| PA[11] | PCR[11] | AF0 AF1 AF2 AF3 — — — | GPIO[11] E0UC[11] — — EIRQ[16] ADC1_S[3] LIN2RX | SIUL eMIOS_0 — — SIUL ADC LINFlex_2 | I/O I/O — — I I I | S | Tristate | 48 | 75 |
| PA[12] | PCR[12] | AF0 AF1 AF2 AF3 — — | GPIO[12] — — — EIRQ[17] SIN_0 | SIUL — — — SIUL DSPI_0 | I/O — — — I I | S | Tristate | 22 | 31 |
| PA[13] | PCR[13] | AF0 AF1 AF2 AF3 | GPIO[13] SOUT_0 — CS3_1 | SIUL DSPI_0 — DSPI_1 | I/O O — I/O | M | Tristate | 21 | 30 |
| PA[14] | PCR[14] | AF0 AF1 AF2 AF3 — | GPIO[14] SCK_0 CS0_0 E0UC[0] EIRQ[4] | SIUL DSPI_0 DSPI_0 eMIOS_0 SIUL | I/O I/O I/O I/O I | M | Tristate | 19 | 28 |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|---------------|---------|------------------------------------|--|--|-------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| PA[15] | PCR[15] | AF0 AF1 AF2 AF3 — | GPIO[15] CS0_0 SCK_0 E0UC[1] WKPU[10] ³ | SIUL DSPI_0 DSPI_0 eMIOS_0 WKPU | I/O I/O I/O I/O I | M | Tristate | 18 | 27 |
| Port B | | | | | | | | | |
| PB[0] | PCR[16] | AF0 AF1 AF2 AF3 | GPIO[16] CAN0TX — LIN2TX | SIUL FlexCAN_0 — LINFlex_2 | I/O O — O | M | Tristate | 14 | 23 |
| PB[1] | PCR[17] | AF0 AF1 AF2 AF3 — — | GPIO[17] — — LIN0RX WKPU[4] ³ CAN0RX | SIUL — — LINFlex_0 WKPU FlexCAN_0 | I/O — — I I I | S | Tristate | 15 | 24 |
| PB[2] | PCR[18] | AF0 AF1 AF2 AF3 | GPIO[18] LIN0TX — — | SIUL LINFlex_0 — — | I/O O — — | M | Tristate | 64 | 100 |
| PB[3] | PCR[19] | AF0 AF1 AF2 AF3 — — | GPIO[19] — — — WKPU[11] ³ LIN0RX | SIUL — — — WKPU LINFlex_0 | I/O — — — I I | S | Tristate | 1 | 1 |
| PB[4] | PCR[20] | AF0 AF1 AF2 AF3 — | GPIO[20] — — — ADC1_P[0] | SIUL — — — ADC | I — — — I | I | Tristate | 32 | 50 |
| PB[5] | PCR[21] | AF0 AF1 AF2 AF3 — | GPIO[21] — — — ADC1_P[1] | SIUL — — — ADC | I — — — I | I | Tristate | 35 | 53 |
| PB[6] | PCR[22] | AF0 AF1 AF2 AF3 — | GPIO[22] — — — ADC1_P[2] | SIUL — — — ADC | I — — — I | I | Tristate | 36 | 54 |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|----------|---------|------------------------------------|---|---------------------------------------|------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| PB[7] | PCR[23] | AF0 AF1 AF2 AF3 — | GPIO[23] — — — ADC1_P[3] | SIUL — — — ADC | I — — — I | I | Tristate | 37 | 55 |
| PB[8] | PCR[24] | AF0 AF1 AF2 AF3 — — | GPIO[24] — — — ADC1_S[4] WKPU[25] ³ | SIUL — — — ADC WKPU | I — — — I I | I | Tristate | 30 | 39 |
| PB[9] | PCR[25] | AF0 AF1 AF2 AF3 — — | GPIO[25] — — — ADC1_S[5] WKPU[26] ³ | SIUL — — — ADC WKPU | I — — — I I | I | Tristate | 29 | 38 |
| PB[10] | PCR[26] | AF0 AF1 AF2 AF3 — — | GPIO[26] — — — ADC1_S[6] WKPU[8] ³ | SIUL — — — ADC WKPU | I/O — — — I I | J | Tristate | 31 | 40 |
| PB[11] | PCR[27] | AF0 AF1 AF2 AF3 — | GPIO[27] E0UC[3] — CS0_0 ADC1_S[12] | SIUL eMIOS_0 — DSPI_0 ADC | I/O I/O — I/O I | J | Tristate | 38 | 59 |
| PB[12] | PCR[28] | AF0 AF1 AF2 AF3 — | GPIO[28] E0UC[4] — CS1_0 ADC1_X[0] | SIUL eMIOS_0 — DSPI_0 ADC | I/O I/O — O I | J | Tristate | 39 | 61 |
| PB[13] | PCR[29] | AF0 AF1 AF2 AF3 — | GPIO[29] E0UC[5] — CS2_0 ADC1_X[1] | SIUL eMIOS_0 — DSPI_0 ADC | I/O I/O — O I | J | Tristate | 40 | 63 |
| PB[14] | PCR[30] | AF0 AF1 AF2 AF3 — | GPIO[30] E0UC[6] — CS3_0 ADC1_X[2] | SIUL eMIOS_0 — DSPI_0 ADC | I/O I/O — O I | J | Tristate | 41 | 65 |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|--------------------|---------|------------------------------------|--|---------------------------------------|------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| PB[15] | PCR[31] | AF0 AF1 AF2 AF3 — | GPIO[31] E0UC[7] — CS4_0 ADC1_X[3] | SIUL eMIOS_0 — DSPI_0 ADC | I/O I/O — O I | J | Tristate | 42 | 67 |
| Port C | | | | | | | | | |
| PC[0] ⁶ | PCR[32] | AF0 AF1 AF2 AF3 | GPIO[32] — TDI — | SIUL — JTAGC — | I/O — I — | M | Input, weak pull-up | 59 | 87 |
| PC[1] ⁶ | PCR[33] | AF0 AF1 AF2 AF3 | GPIO[33] — TDO — | SIUL — JTAGC — | I/O — O — | F | Tristate | 54 | 82 |
| PC[2] | PCR[34] | AF0 AF1 AF2 AF3 — | GPIO[34] SCK_1 — — EIRQ[5] | SIUL DSPI_1 — — SIUL | I/O I/O — — I | M | Tristate | 50 | 78 |
| PC[3] | PCR[35] | AF0 AF1 AF2 AF3 — | GPIO[35] CS0_1 MA[0] — EIRQ[6] | SIUL DSPI_1 ADC — SIUL | I/O I/O O — I | S | Tristate | 49 | 77 |
| PC[4] | PCR[36] | AF0 AF1 AF2 AF3 — — | GPIO[36] — — — SIN_1 EIRQ[18] | SIUL — — — DSPI_1 SIUL | I/O — — — I I | M | Tristate | 62 | 92 |
| PC[5] | PCR[37] | AF0 AF1 AF2 AF3 — | GPIO[37] SOUT_1 — — EIRQ[7] | SIUL DSPI_1 — — SIUL | I/O O — — I | M | Tristate | 61 | 91 |
| PC[6] | PCR[38] | AF0 AF1 AF2 AF3 | GPIO[38] LIN1TX — — | SIUL LINFlex_1 — — | I/O O — — | S | Tristate | 16 | 25 |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|----------|---------|------------------------------------|--|--|--------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| PC[7] | PCR[39] | AF0 AF1 AF2 AF3 — — | GPIO[39] — — — LIN1RX WKPU[12] ³ | SIUL — — — LINFlex_1 WKPU | I/O — — — I I | S | Tristate | 17 | 26 |
| PC[8] | PCR[40] | AF0 AF1 AF2 AF3 | GPIO[40] LIN2TX E0UC[3] — | SIUL LINFlex_2 eMIOS_0 — | I/O O I/O — | S | Tristate | 63 | 99 |
| PC[9] | PCR[41] | AF0 AF1 AF2 AF3 — — | GPIO[41] — E0UC[7] — LIN2RX WKPU[13] ³ | SIUL — eMIOS_0 — LINFlex_2 WKPU | I/O — I/O — I I | S | Tristate | 2 | 2 |
| PC[10] | PCR[42] | AF0 AF1 AF2 AF3 | GPIO[42] — — MA[1] | SIUL — — ADC | I/O — — O | M | Tristate | 13 | 22 |
| PC[11] | PCR[43] | AF0 AF1 AF2 AF3 — | GPIO[43] — — MA[2] WKPU[5] ³ | SIUL — — ADC WKPU | I/O — — O I | S | Tristate | — | 21 |
| PC[12] | PCR[44] | AF0 AF1 AF2 AF3 — | GPIO[44] E0UC[12] — — EIRQ[19] | SIUL eMIOS_0 — — SIUL | I/O I/O — — I | M | Tristate | — | 97 |
| PC[13] | PCR[45] | AF0 AF1 AF2 AF3 | GPIO[45] E0UC[13] — — | SIUL eMIOS_0 — — | I/O I/O — — | S | Tristate | — | 98 |
| PC[14] | PCR[46] | AF0 AF1 AF2 AF3 — | GPIO[46] E0UC[14] — — EIRQ[8] | SIUL eMIOS_0 — — SIUL | I/O I/O — — I | S | Tristate | — | 3 |
| PC[15] | PCR[47] | AF0 AF1 AF2 AF3 — | GPIO[47] E0UC[15] — — EIRQ[20] | SIUL eMIOS_0 — — SIUL | I/O I/O — — I | M | Tristate | — | 4 |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|---------------|---------|------------------------------------|--|---|-------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| Port D | | | | | | | | | |
| PD[0] | PCR[48] | AF0 AF1 AF2 AF3 — — | GPIO[48] — — — — WKPU[27] ³ ADC1_P[4] | SIUL — — — — WKPU ADC | — — — — | | Tristate | — | 41 |
| PD[1] | PCR[49] | AF0 AF1 AF2 AF3 — — | GPIO[49] — — — — WKPU[28] ³ ADC1_P[5] | SIUL — — — — WKPU ADC | — — — — | | Tristate | — | 42 |
| PD[2] | PCR[50] | AF0 AF1 AF2 AF3 — | GPIO[50] — — — — ADC1_P[6] | SIUL — — — — ADC | — — — — | | Tristate | — | 43 |
| PD[3] | PCR[51] | AF0 AF1 AF2 AF3 — | GPIO[51] — — — — ADC1_P[7] | SIUL — — — — ADC | — — — — | | Tristate | — | 44 |
| PD[4] | PCR[52] | AF0 AF1 AF2 AF3 — | GPIO[52] — — — — ADC1_P[8] | SIUL — — — — ADC | — — — — | | Tristate | — | 45 |
| PD[5] | PCR[53] | AF0 AF1 AF2 AF3 — | GPIO[53] — — — — ADC1_P[9] | SIUL — — — — ADC | — — — — | | Tristate | — | 46 |
| PD[6] | PCR[54] | AF0 AF1 AF2 AF3 — | GPIO[54] — — — — ADC1_P[10] | SIUL — — — — ADC | — — — — | | Tristate | — | 47 |
| PD[7] | PCR[55] | AF0 AF1 AF2 AF3 — | GPIO[55] — — — — ADC1_P[11] | SIUL — — — — ADC | — — — — | | Tristate | — | 48 |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|---------------|---------|---------------------------------|--|---------------------------------------|-----------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| PD[8] | PCR[56] | AF0 AF1 AF2 AF3 — | GPIO[56] — — — ADC1_P[12] | SIUL — — — ADC | I — — — I | I | Tristate | — | 49 |
| PD[9] | PCR[57] | AF0 AF1 AF2 AF3 — | GPIO[57] — — — ADC1_P[13] | SIUL — — — ADC | I — — — I | I | Tristate | — | 56 |
| PD[10] | PCR[58] | AF0 AF1 AF2 AF3 — | GPIO[58] — — — ADC1_P[14] | SIUL — — — ADC | I — — — I | I | Tristate | — | 57 |
| PD[11] | PCR[59] | AF0 AF1 AF2 AF3 — | GPIO[59] — — — ADC1_P[15] | SIUL — — — ADC | I — — — I | I | Tristate | — | 58 |
| PD[12] | PCR[60] | AF0 AF1 AF2 AF3 — | GPIO[60] CS5_0 E0UC[24] — ADC1_S[8] | SIUL DSPI_0 eMIOS_0 — ADC | I/O O I/O — I | J | Tristate | — | 60 |
| PD[13] | PCR[61] | AF0 AF1 AF2 AF3 — | GPIO[61] CS0_1 E0UC[25] — ADC1_S[9] | SIUL DSPI_1 eMIOS_0 — ADC | I/O I/O I/O — I | J | Tristate | — | 62 |
| PD[14] | PCR[62] | AF0 AF1 AF2 AF3 — | GPIO[62] CS1_1 E0UC[26] — ADC1_S[10] | SIUL DSPI_1 eMIOS_0 — ADC | I/O O I/O — I | J | Tristate | — | 64 |
| PD[15] | PCR[63] | AF0 AF1 AF2 AF3 — | GPIO[63] CS2_1 E0UC[27] — ADC1_S[11] | SIUL DSPI_1 eMIOS_0 — ADC | I/O O I/O — I | J | Tristate | — | 66 |
| Port E | | | | | | | | | |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|----------|---------|------------------------------------|--|---|--------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| PE[0] | PCR[64] | AF0 AF1 AF2 AF3 — | GPIO[64] E0UC[16] — — WKPU[6] ³ | SIUL eMIOS_0 — — WKPU | I/O I/O — — I | S | Tristate | — | 6 |
| PE[1] | PCR[65] | AF0 AF1 AF2 AF3 | GPIO[65] E0UC[17] — — | SIUL eMIOS_0 — — | I/O I/O — — | M | Tristate | — | 8 |
| PE[2] | PCR[66] | AF0 AF1 AF2 AF3 — — | GPIO[66] E0UC[18] — — EIRQ[21] SIN_1 | SIUL eMIOS_0 — — SIUL DSPI_1 | I/O I/O — — I I | M | Tristate | — | 89 |
| PE[3] | PCR[67] | AF0 AF1 AF2 AF3 | GPIO[67] E0UC[19] SOUT_1 — | SIUL eMIOS_0 DSPI_1 — | I/O I/O O — | M | Tristate | — | 90 |
| PE[4] | PCR[68] | AF0 AF1 AF2 AF3 — | GPIO[68] E0UC[20] SCK_1 — EIRQ[9] | SIUL eMIOS_0 DSPI_1 — SIUL | I/O I/O I/O — I | M | Tristate | — | 93 |
| PE[5] | PCR[69] | AF0 AF1 AF2 AF3 | GPIO[69] E0UC[21] CS0_1 MA[2] | SIUL eMIOS_0 DSPI_1 ADC | I/O I/O I/O O | M | Tristate | — | 94 |
| PE[6] | PCR[70] | AF0 AF1 AF2 AF3 — | GPIO[70] E0UC[22] CS3_0 MA[1] EIRQ[22] | SIUL eMIOS_0 DSPI_0 ADC SIUL | I/O I/O O O O I | M | Tristate | — | 95 |
| PE[7] | PCR[71] | AF0 AF1 AF2 AF3 — | GPIO[71] E0UC[23] CS2_0 MA[0] EIRQ[23] | SIUL eMIOS_0 DSPI_0 ADC SIUL | I/O I/O O O O I | M | Tristate | — | 96 |
| PE[8] | PCR[72] | AF0 AF1 AF2 AF3 | GPIO[72] — E0UC[22] — | SIUL — eMIOS_0 — | I/O — I/O — | M | Tristate | — | 9 |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ¹ | Function | Peripheral | I/O direction ² | Pad type | RESET configuration | Pin number | |
|---------------------|----------|------------------------------------|---|--|------------------------------|----------|---------------------|------------|----------|
| | | | | | | | | 64 LQFP | 100 LQFP |
| PE[9] | PCR[73] | AF0 AF1 AF2 AF3 — | GPIO[73] — E0UC[23] — WKPU[7] ³ | SIUL — eMIOS_0 — WKPU | I/O — I/O — I | S | Tristate | — | 10 |
| PE[10] | PCR[74] | AF0 AF1 AF2 AF3 — | GPIO[74] — CS3_1 — EIRQ[10] | SIUL — DSPI_1 — SIUL | I/O — O — I | S | Tristate | — | 11 |
| PE[11] | PCR[75] | AF0 AF1 AF2 AF3 — | GPIO[75] E0UC[24] CS4_1 — WKPU[14] ³ | SIUL eMIOS_0 DSPI_1 — WKPU | I/O I/O O — I | S | Tristate | — | 13 |
| PE[12] | PCR[76] | AF0 AF1 AF2 AF3 — — | GPIO[76] — — — ADC1_S[7] EIRQ[11] | SIUL — — — ADC SIUL | I/O — — — I I | S | Tristate | — | 76 |
| Port H | | | | | | | | | |
| PH[9] ⁶ | PCR[121] | AF0 AF1 AF2 AF3 | GPIO[121] — TCK — | SIUL — JTAGC — | I/O — I — | S | Input, weak pull-up | 60 | 88 |
| PH[10] ⁶ | PCR[122] | AF0 AF1 AF2 AF3 | GPIO[122] — TMS — | SIUL — JTAGC — | I/O — I — | S | Input, weak pull-up | 53 | 81 |

¹ Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

² Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

³ All WKPU pins also support external interrupt capability. See "wakeup unit" chapter of the device reference manual for further details.

⁴ NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.

⁵ "Not applicable" because these functions are available only while the device is booting. Refer to "BAM" chapter of the device reference manual for details.

- ⁶ Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO. PC[0:1] are available as JTAG pins (TDI and TDO respectively). PH[9:10] are available as JTAG pins (TCK and TMS respectively). If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1 2001.

4 Electrical characteristics

4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This can be done by the internal pull-up or pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol “SR” for System Requirement is included in the Symbol column.

4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 6](#) are used and the parameters are tagged accordingly in the tables where appropriate.

Table 6. Parameter classifications

| Classification tag | Tag description |
|--------------------|--|
| P | Those parameters are guaranteed during production testing on each individual device. |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

4.3 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

Electrical characteristics

4.3.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. [Table 7](#) shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 7. PAD3V5V field description

| Value ¹ | Description |
|--------------------|------------------------------|
| 0 | High voltage supply is 5.0 V |
| 1 | High voltage supply is 3.3 V |

¹ Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.3.2 NVUSRO[OSCILLATOR_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value. [Table 8](#) shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 8. OSCILLATOR_MARGIN field description

| Value ¹ | Description |
|--------------------|---|
| 0 | Low consumption configuration (4 MHz/8 MHz) |
| 1 | High margin configuration (4 MHz/16 MHz) |

¹ Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.3.3 NVUSRO[WATCHDOG_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. [Table 8](#) shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 9. WATCHDOG_EN field description

| Value ¹ | Description |
|--------------------|---------------------|
| 0 | Disable after reset |
| 1 | Enable after reset |

¹ Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.4 Absolute maximum ratings

Table 10. Absolute maximum ratings

| Symbol | | Parameter | Conditions | Value | | Unit |
|--------------------|----|---|------------|-----------------------|-----------------------|------|
| | | | | Min | Max | |
| V _{SS} | SR | Digital ground on VSS_HV pins | — | 0 | 0 | V |
| V _{DD} | SR | Voltage on VDD_HV pins with respect to ground (V _{SS}) | — | -0.3 | 6.0 | V |
| V _{SS_LV} | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS}) | — | V _{SS} - 0.1 | V _{SS} + 0.1 | V |

Table 10. Absolute maximum ratings (continued)

| Symbol | | Parameter | Conditions | Value | | Unit |
|----------------------|----|---|--|-----------------------|-----------------------|------|
| | | | | Min | Max | |
| V _{DD_BV} | SR | Voltage on VDD_BV (regulator supply) pin with respect to ground (V _{SS}) | — | -0.3 | 6.0 | V |
| | | | Relative to V _{DD} | V _{DD} - 0.3 | V _{DD} + 0.3 | |
| V _{SS_ADC} | SR | Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS}) | — | V _{SS} - 0.1 | V _{SS} + 0.1 | V |
| V _{DD_ADC} | SR | Voltage on VDD_HV_ADC (ADC reference) pin with respect to ground (V _{SS}) | — | -0.3 | 6.0 | V |
| | | | Relative to V _{DD} | V _{DD} - 0.3 | V _{DD} + 0.3 | |
| V _{IN} | SR | Voltage on any GPIO pin with respect to ground (V _{SS}) | — | -0.3 | 6.0 | V |
| | | | Relative to V _{DD} | V _{DD} - 0.3 | V _{DD} + 0.3 | |
| I _{INJPAD} | SR | Injected input current on any pin during overload condition | — | -10 | 10 | mA |
| I _{INJSUM} | SR | Absolute sum of all injected input currents during overload condition | — | -50 | 50 | mA |
| I _{AVGSEG} | SR | Sum of all the static I/O current within a supply segment ¹ | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | — | 70 | mA |
| | | | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | — | 64 | |
| I _{CORELV} | SR | Low voltage static current sink through VDD_BV | — | — | 150 | mA |
| T _{STORAGE} | SR | Storage temperature | — | -55 | 150 | °C |

¹ Supply segments are described in [Section 4.7.5, I/O pad current specification](#).

NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.

4.5 Recommended operating conditions

Table 11. Recommended operating conditions (3.3 V)

| Symbol | | C | Parameter | Conditions | Value | | Unit |
|---------------------------------|----|---|---|------------|-----------------------|-----------------------|------|
| | | | | | Min | Max | |
| V _{SS} | SR | — | Digital ground on VSS_HV pins | — | 0 | 0 | V |
| V _{DD} ¹ | SR | — | Voltage on VDD_HV pins with respect to ground (V _{SS}) | — | 3.0 | 3.6 | V |
| V _{SS_LV} ² | SR | — | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS}) | — | V _{SS} - 0.1 | V _{SS} + 0.1 | V |

Table 11. Recommended operating conditions (3.3 V) (continued)

| Symbol | C | Parameter | Conditions | Value | | Unit |
|----------------------------------|----|---|-----------------------------|-----------------------|-----------------------|------|
| | | | | Min | Max | |
| V _{DD_BV} ³ | SR | Voltage on VDD_BV pin (regulator supply) with respect to ground (V _{SS}) | — | 3.0 | 3.6 | V |
| | | | Relative to V _{DD} | V _{DD} - 0.1 | V _{DD} + 0.1 | |
| V _{SS_ADC} | SR | Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS}) | — | V _{SS} - 0.1 | V _{SS} + 0.1 | V |
| V _{DD_ADC} ⁴ | SR | Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS}) | — | 3.0 ⁵ | 3.6 | V |
| | | | Relative to V _{DD} | V _{DD} - 0.1 | V _{DD} + 0.1 | |
| V _{IN} | SR | Voltage on any GPIO pin with respect to ground (V _{SS}) | — | V _{SS} - 0.1 | — | V |
| | | | Relative to V _{DD} | — | V _{DD} + 0.1 | |
| I _{INJPAD} | SR | Injected input current on any pin during overload condition | — | -5 | 5 | mA |
| I _{INJSUM} | SR | Absolute sum of all injected input currents during overload condition | — | -50 | 50 | mA |
| TV _{DD} | SR | V _{DD} slope to ensure correct power up ⁶ | — | — | 0.25 | V/μs |
| T _A C-Grade Part | SR | Ambient temperature under bias | f _{CPU} ≤ 48 MHz | -40 | 85 | °C |
| T _J C-Grade Part | SR | Junction temperature under bias | | -40 | 110 | |
| T _A V-Grade Part | SR | Ambient temperature under bias | | -40 | 105 | |
| T _J V-Grade Part | SR | Junction temperature under bias | | -40 | 130 | |
| T _A M-Grade Part | SR | Ambient temperature under bias | | -40 | 125 | |
| T _J M-Grade Part | SR | Junction temperature under bias | | -40 | 150 | |

¹ 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.

² 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.

³ 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).

⁴ 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.

⁵ Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL}, device is reset.

⁶ Guaranteed by device validation

Table 12. Recommended operating conditions (5.0 V)

| Symbol | C | Parameter | Conditions | Value | | Unit |
|-----------------|----|-------------------------------|------------|-------|-----|------|
| | | | | Min | Max | |
| V _{SS} | SR | Digital ground on VSS_HV pins | — | 0 | 0 | V |

Table 12. Recommended operating conditions (5.0 V) (continued)

| Symbol | C | Parameter | Conditions | Value | | Unit |
|------------------------|----|---|------------------------------|----------------|----------------|------------|
| | | | | Min | Max | |
| V_{DD}^1 | SR | Voltage on VDD_HV pins with respect to ground (V_{SS}) | — | 4.5 | 5.5 | V |
| | | | Voltage drop ² | 3.0 | 5.5 | |
| $V_{SS_LV}^3$ | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V_{SS}) | — | $V_{SS} - 0.1$ | $V_{SS} + 0.1$ | V |
| $V_{DD_BV}^4$ | SR | Voltage on VDD_BV pin (regulator supply) with respect to ground (V_{SS}) | — | 4.5 | 5.5 | V |
| | | | Voltage drop ⁽²⁾ | 3.0 | 5.5 | |
| | | | Relative to V_{DD} | $V_{DD} - 0.1$ | $V_{DD} + 0.1$ | |
| V_{SS_ADC} | SR | Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V_{SS}) | — | $V_{SS} - 0.1$ | $V_{SS} + 0.1$ | V |
| $V_{DD_ADC}^5$ | SR | Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V_{SS}) | — | 4.5 | 5.5 | V |
| | | | Voltage drop ⁽²⁾ | 3.0 | 5.5 | |
| | | | Relative to V_{DD} | $V_{DD} - 0.1$ | $V_{DD} + 0.1$ | |
| V_{IN} | SR | Voltage on any GPIO pin with respect to ground (V_{SS}) | — | $V_{SS} - 0.1$ | — | V |
| | | | Relative to V_{DD} | — | $V_{DD} + 0.1$ | |
| I_{INJPAD} | SR | Injected input current on any pin during overload condition | — | -5 | 5 | mA |
| I_{INJSUM} | SR | Absolute sum of all injected input currents during overload condition | — | -50 | 50 | mA |
| TV_{DD} | SR | V_{DD} slope to ensure correct power up ⁶ | — | — | 0.25 | V/ μ s |
| $T_{A\ C-Grade\ Part}$ | SR | Ambient temperature under bias | $f_{CPU} \leq 48\text{ MHz}$ | -40 | 85 | °C |
| $T_{J\ C-Grade\ Part}$ | SR | Junction temperature under bias | | -40 | 110 | |
| $T_{A\ V-Grade\ Part}$ | SR | Ambient temperature under bias | | -40 | 105 | |
| $T_{J\ V-Grade\ Part}$ | SR | Junction temperature under bias | | -40 | 130 | |
| $T_{A\ M-Grade\ Part}$ | SR | Ambient temperature under bias | | -40 | 125 | |
| $T_{J\ M-Grade\ Part}$ | SR | Junction temperature under bias | | -40 | 150 | |

¹ 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.

² Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.6 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

³ 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.

⁴ 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).

⁵ 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.

⁶ Guaranteed by device validation