



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






# MPC5606BK



100 LQFP  
14 mm x 14 mm



144 LQFP  
20 mm x 20 mm



176 LQFP  
24 mm x 24 mm

## MPC5606BK Microcontroller Data Sheet

### 1 Introduction

#### 1.1 Document overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

#### 1.2 Description

This family of 32-bit system-on-chip (SoC) microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of body electronics applications within the vehicle.

The advanced and cost-efficient e200z0 host processor core of this automotive controller family complies with the Power Architecture® technology and only implements the VLE (variable-length encoding) APU (Auxiliary Processor Unit), providing improved code density. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

|      |   |    |
|------|---|----|
| 1    | Introduction  | 1  |
| 1.1  | Document overview   | 1  |
| 1.2  | Description   | 1  |
| 1.3  | Device comparison   | 2  |
| 1.4  | Block diagram   | 3  |
| 2    | Package pinouts and signal descriptions                                   | 4  |
| 2.1  | Package pinouts   | 4  |
| 2.2  | Pin muxing  | 7  |
| 3    | Electrical characteristics  | 25 |
| 3.1  | Parameter classification  | 25 |
| 3.2  | NVUSRO register   | 26 |
| 3.3  | Absolute maximum ratings  | 27 |
| 3.4  | Recommended operating conditions  | 28 |
| 3.5  | Thermal characteristics   | 31 |
| 3.6  | I/O pad electrical characteristics  | 33 |
| 3.7  | RESET electrical characteristics  | 45 |
| 3.8  | Power management electrical characteristics                               | 48 |
| 3.9  | Power consumption in different application modes                          | 53 |
| 3.10 | Flash memory electrical characteristics                                   | 54 |
| 3.11 | Electromagnetic compatibility (EMC) characteristics                       | 56 |
| 3.12 | Fast external crystal oscillator (4 to 16 MHz) electrical characteristics | 58 |
| 3.13 | Slow external crystal oscillator (32 kHz) electrical characteristics      | 61 |
| 3.14 | FMPLL electrical characteristics  | 63 |
| 3.15 | Fast internal RC oscillator (16 MHz) electrical characteristics           | 64 |
| 3.16 | Slow internal RC oscillator (128 kHz) electrical characteristics          | 65 |
| 3.17 | ADC electrical characteristics  | 66 |
| 3.18 | On-chip peripherals   | 76 |
| 4    | Package characteristics   | 85 |
| 4.1  | Package mechanical data   | 85 |
| 5    | Ordering information  | 93 |
| 6    | Revision history  | 94 |



## 1.3 Device comparison

Table 1 summarizes the functions of the blocks present on the MPC5606BK.

**Table 1. MPC5606BK family comparison<sup>1</sup>**

| Feature                                       | MPC5605BK        |                  |          | MPC5606BK        |                  |          |
|---|------------------|------------------|----------|------------------|------------------|----------|
|   | 100 LQFP         | 144 LQFP         | 176 LQFP | 100 LQFP         | 144 LQFP         | 176 LQFP |
| CPU   | e200z0h          |                  |          |                  |                  |          |
| Execution speed <sup>2</sup>                  | Up to 64 MHz     |                  |          |                  |                  |          |
| Code flash memory                             | 768 KB           |                  |          | 1 MB             |                  |          |
| Data flash memory                             | 64 (4 x 16) KB   |                  |          |                  |                  |          |
| SRAM  | 64 KB            |                  |          | 80 KB            |                  |          |
| MPU   | 8-entry          |                  |          |                  |                  |          |
| eDMA  | 16 ch            |                  |          |                  |                  |          |
| 10-bit ADC                                    | Yes              |                  |          |                  |                  |          |
| dedicated <sup>3</sup>                        | 7 ch             | 15 ch            | 29 ch    | 7 ch             | 15 ch            | 29 ch    |
| shared with 12-bit ADC                        | 19 ch            |                  |          |                  |                  |          |
| 12-bit ADC                                    | Yes              |                  |          |                  |                  |          |
| dedicated <sup>4</sup>                        | 5 ch             |                  |          |                  |                  |          |
| shared with 10-bit ADC                        | 19 ch            |                  |          |                  |                  |          |
| Total timer I/O <sup>5</sup><br>eMIOS         | 37 ch,<br>16-bit | 64 ch,<br>16-bit |          | 37 ch,<br>16-bit | 64 ch,<br>16-bit |          |
| Counter / OPWM / ICOC <sup>6</sup>            | 10 ch            |                  |          |                  |                  |          |
| O(I)PWM / OPWFMB / OPWMCB / ICOC <sup>7</sup> | 7 ch             |                  |          |                  |                  |          |
| O(I)PWM / ICOC <sup>8</sup>                   | 7 ch             | 14 ch            |          |                  |                  |          |
| OPWM / ICOC <sup>9</sup>                      | 13 ch            | 33 ch            |          |                  |                  |          |
| SCI (LINFlex)                                 | 4                | 6                | 8        | 4                | 6                | 8        |
| SPI (DSPI)                                    | 3                | 5                | 6        | 3                | 5                | 6        |
| CAN (FlexCAN)                                 | 6                |                  |          |                  |                  |          |
| I <sup>2</sup> C                              | 1                |                  |          |                  |                  |          |
| 32 KHz oscillator                             | Yes              |                  |          |                  |                  |          |
| GPIO <sup>10</sup>                            | 77               | 121              | 149      | 77               | 121              | 149      |
| Debug   | JTAG             |                  |          |                  |                  |          |

<sup>1</sup> Feature set dependent on selected peripheral multiplexing; table shows example.

<sup>2</sup> Based on 125 °C ambient operating temperature.

<sup>3</sup> Not shared with 12-bit ADC, but possibly shared with other alternate functions.

<sup>4</sup> Not shared with 10-bit ADC, but possibly shared with other alternate functions.

<sup>5</sup> Refer to eMIOS section of device reference manual for information on the channel configuration and functions.

<sup>6</sup> Each channel supports a range of modes including Modulus counters, PWM generation, Input Capture, Output Compare.

<sup>7</sup> Each channel supports a range of modes including PWM generation with dead time, Input Capture, Output Compare.


<sup>8</sup> Each channel supports a range of modes including PWM generation, Input Capture, Output Compare, Period and Pulse width measurement.

<sup>9</sup> Each channel supports a range of modes including PWM generation, Input Capture, and Output Compare.

<sup>10</sup> Maximum I/O count based on multiplexing with peripherals.

# 1.4 Block diagram

Figure 1 shows a top-level block diagram of the MPC5606BK.



Legend:

|         |                                       |         |  |
|---------|---------------------------------------|---------|--|
| ADC     | Analog-to-Digital Converter           | LINFlex | Serial Communication Interface (LIN support) |
| BAM     | Boot Assist Module                    | MC_CGM  | Clock Generation Module                      |
| FlexCAN | Controller Area Network               | MC_ME   | Mode Entry Module                            |
| CFlash  | Code flash memory                     | MPU     | Memory Protection Unit                       |
| CMU     | Clock Monitor Unit                    | NMI     | Non-Maskable Interrupt                       |
| CTU     | Cross Triggering Unit                 | MC_PCU  | Power Control Unit                           |
| DFlash  | Data flash memory                     | MC_RGM  | Reset Generation Module                      |
| DSPi    | Deserial Serial Peripheral Interface  | PIT     | Periodic Interrupt Timer                     |
| eDMA    | Enhanced Direct Memory Access         | RTC     | Real-Time Clock                              |
| eMIOS   | Enhanced Modular Input Output System  | SIUL    | System Integration Unit Lite                 |
| FMPLL   | Frequency-Modulated Phase-Locked Loop | SRAM    | Static Random-Access Memory                  |
| I2C     | Inter-integrated Circuit Bus          | SSCM    | System Status Configuration Module           |
| IMUX    | Internal Multiplexer                  | STM     | System Timer Module                          |
| INTC    | Interrupt Controller                  | SWT     | Software Watchdog Timer                      |
| JTAG    | JTAG controller                       | WKPU    | Wakeup Unit                                  |

Figure 1. MPC5606BK block diagram

## 2 Package pinouts and signal descriptions

### 2.1 Package pinouts

The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please see [Table 2](#).

[Figure 2](#) shows the MPC5606BK in the 176 LQFP package.




Figure 2. 176 LQFP pinout

Figure 3 shows the MPC5606BK in the 144 LQFP package.




Figure 3. 144 LQFP pinout

Figure 4 shows the MPC5606BK in the 100 LQFP package.




Figure 4. 100 LQFP pinout

## 2.2 Pin muxing

Table 2 defines the pin list and muxing for this device.

Each entry of Table 2 shows all the possible configurations for each pin, via the alternate functions. The default function assigned to each pin after reset is indicated by AF0.

**Table 2. Functional port pins**

| Port pin      | PCR register | Alternate function <sup>1</sup>    | Function  | Peripheral  | I/O direction                    | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|------------------------------------|---|---|----------------------------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                    |   |   |                                  |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| <b>Port A</b> |              |                                    |   |   |                                  |                       |                            |            |          |          |
| PA[0]         | PCR[0]       | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[0]<br>E0UC[0]<br>CLKOUT<br>E0UC[13]<br>WKUP[19] <sup>4</sup>   | SIUL<br>eMIOS_0<br>MC_CGM<br>eMIOS_0<br>WKUP            | I/O<br>I/O<br>O<br>I/O<br>I      | M                     | Tristate                   | 12         | 16       | 24       |
| PA[1]         | PCR[1]       | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[1]<br>E0UC[1]<br>NMI <sup>5</sup><br>—<br>WKUP[2] <sup>4</sup> | SIUL<br>eMIOS_0<br>WKUP<br>—<br>WKUP                    | I/O<br>I/O<br>I<br>—<br>I        | S                     | Tristate                   | 7          | 11       | 19       |
| PA[2]         | PCR[2]       | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[2]<br>E0UC[2]<br>—<br>MA[2]<br>WKUP[3] <sup>4</sup>            | SIUL<br>eMIOS_0<br>—<br>ADC_0<br>WKUP                   | I/O<br>I/O<br>—<br>O<br>I        | S                     | Tristate                   | 5          | 9        | 17       |
| PA[3]         | PCR[3]       | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[3]<br>E0UC[3]<br>LIN5TX<br>CS4_1<br>EIRQ[0]<br>ADC1_S[0]       | SIUL<br>eMIOS_0<br>LINFlex_5<br>DSPI_1<br>SIUL<br>ADC_1 | I/O<br>I/O<br>O<br>O<br>I<br>I   | J                     | Tristate                   | 68         | 90       | 114      |
| PA[4]         | PCR[4]       | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[4]<br>E0UC[4]<br>—<br>CS0_1<br>LIN5RX<br>WKUP[9] <sup>4</sup>  | SIUL<br>eMIOS_0<br>—<br>DSPI_1<br>LINFlex_5<br>WKUP     | I/O<br>I/O<br>—<br>I/O<br>I<br>I | S                     | Tristate                   | 29         | 43       | 51       |
| PA[5]         | PCR[5]       | AF0<br>AF1<br>AF2<br>AF3           | GPIO[5]<br>E0UC[5]<br>LIN4TX<br>—                                   | SIUL<br>eMIOS_0<br>LINFlex_4<br>—                       | I/O<br>I/O<br>O<br>—             | M                     | Tristate                   | 79         | 118      | 146      |
| PA[6]         | PCR[6]       | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[6]<br>E0UC[6]<br>—<br>CS1_1<br>EIRQ[1]<br>LIN4RX               | SIUL<br>eMIOS_0<br>—<br>DSPI_1<br>SIUL<br>LINFlex_4     | I/O<br>I/O<br>—<br>O<br>I<br>I   | S                     | Tristate                   | 80         | 119      | 147      |



**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup>                        | Function  | Peripheral   | I/O direction                         | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|--|---|--|---------------------------------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |  |   |  |                                       |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PA[7]    | PCR[7]       | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—                     | GPIO[7]<br>E0UC[7]<br>LIN3TX<br>—<br>EIRQ[2]<br>ADC1_S[1]           | SIUL<br>eMIOS_0<br>LINFlex_3<br>—<br>SIUL<br>ADC_1                       | I/O<br>I/O<br>O<br>—<br>I<br>I        | J                     | Tristate                   | 71         | 104      | 128      |
| PA[8]    | PCR[8]       | AF0<br>AF1<br>AF2<br>AF3<br>—<br>N/A <sup>6</sup><br>— | GPIO[8]<br>E0UC[8]<br>E0UC[14]<br>—<br>EIRQ[3]<br>ABS[0]<br>LIN3RX  | SIUL<br>eMIOS_0<br>eMIOS_0<br>—<br>SIUL<br>BAM<br>LINFlex_3              | I/O<br>I/O<br>I/O<br>—<br>I<br>I<br>I | S                     | Input,<br>weak<br>pull-up  | 72         | 105      | 129      |
| PA[9]    | PCR[9]       | AF0<br>AF1<br>AF2<br>AF3<br>N/A <sup>6</sup>           | GPIO[9]<br>E0UC[9]<br>—<br>CS2_1<br>FAB                             | SIUL<br>eMIOS_0<br>—<br>DSPI_1<br>BAM                                    | I/O<br>I/O<br>—<br>O<br>I             | S                     | Pull-<br>down              | 73         | 106      | 130      |
| PA[10]   | PCR[10]      | AF0<br>AF1<br>AF2<br>AF3<br>—                          | GPIO[10]<br>E0UC[10]<br>SDA<br>LIN2TX<br>ADC1_S[2]                  | SIUL<br>eMIOS_0<br>I <sup>2</sup> C_0<br>LINFlex_2<br>ADC_1              | I/O<br>I/O<br>I/O<br>O<br>I           | J                     | Tristate                   | 74         | 107      | 131      |
| PA[11]   | PCR[11]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>—                | GPIO[11]<br>E0UC[11]<br>SCL<br>—<br>EIRQ[16]<br>LIN2RX<br>ADC1_S[3] | SIUL<br>eMIOS_0<br>I <sup>2</sup> C_0<br>—<br>SIUL<br>LINFlex_2<br>ADC_1 | I/O<br>I/O<br>I/O<br>—<br>I<br>I<br>I | J                     | Tristate                   | 75         | 108      | 132      |
| PA[12]   | PCR[12]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—                     | GPIO[12]<br>—<br>E0UC[28]<br>CS3_1<br>EIRQ[17]<br>SIN_0             | SIUL<br>—<br>eMIOS_0<br>DSPI_1<br>SIUL<br>DSPI_0                         | I/O<br>—<br>I/O<br>O<br>I<br>I        | S                     | Tristate                   | 31         | 45       | 53       |
| PA[13]   | PCR[13]      | AF0<br>AF1<br>AF2<br>AF3                               | GPIO[13]<br>SOUT_0<br>E0UC[29]<br>—                                 | SIUL<br>DSPI_0<br>eMIOS_0<br>—   | I/O<br>O<br>I/O<br>—                  | M                     | Tristate                   | 30         | 44       | 52       |
| PA[14]   | PCR[14]      | AF0<br>AF1<br>AF2<br>AF3<br>—                          | GPIO[14]<br>SCK_0<br>CS0_0<br>E0UC[0]<br>EIRQ[4]                    | SIUL<br>DSPI_0<br>DSPI_0<br>eMIOS_0<br>SIUL                              | I/O<br>I/O<br>I/O<br>I/O<br>I         | M                     | Tristate                   | 28         | 42       | 50       |

**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup> | Function              | Peripheral         | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|---------------------------------|-----------------------|--------------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                 |                       |                    |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PA[15]        | PCR[15]      | AF0                             | GPIO[15]              | SIUL               | I/O           | M                     | Tristate                   | 27         | 40       | 48       |
|               |              | AF1                             | CS0_0                 | DSPI_0             | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | SCK_0                 | DSPI_0             | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | E0UC[1]               | eMIOS_0            | I/O           |                       |                            |            |          |          |
|               |              | —                               | WKUP[10] <sup>4</sup> | WKUP               | I             |                       |                            |            |          |          |
| <b>Port B</b> |              |                                 |                       |                    |               |                       |                            |            |          |          |
| PB[0]         | PCR[16]      | AF0                             | GPIO[16]              | SIUL               | I/O           | M                     | Tristate                   | 23         | 31       | 39       |
|               |              | AF1                             | CAN0TX                | FlexCAN_0          | O             |                       |                            |            |          |          |
|               |              | AF2                             | E0UC[30]              | eMIOS_0            | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | LIN0TX                | LINFlex_0          | O             |                       |                            |            |          |          |
| PB[1]         | PCR[17]      | AF0                             | GPIO[17]              | SIUL               | I/O           | S                     | Tristate                   | 24         | 32       | 40       |
|               |              | AF1                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | AF2                             | E0UC[31]              | eMIOS_0            | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | —                               | WKUP[4] <sup>4</sup>  | WKUP               | I             |                       |                            |            |          |          |
|               |              | —                               | CAN0RX                | FlexCAN_0          | I             |                       |                            |            |          |          |
| —             | LIN0RX       | LINFlex_0                       | I                     |                    |               |                       |                            |            |          |          |
| PB[2]         | PCR[18]      | AF0                             | GPIO[18]              | SIUL               | I/O           | M                     | Tristate                   | 100        | 144      | 176      |
|               |              | AF1                             | LIN0TX                | LINFlex_0          | O             |                       |                            |            |          |          |
|               |              | AF2                             | SDA                   | I <sup>2</sup> C_0 | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | E0UC[30]              | eMIOS_0            | I/O           |                       |                            |            |          |          |
| PB[3]         | PCR[19]      | AF0                             | GPIO[19]              | SIUL               | I/O           | S                     | Tristate                   | 1          | 1        | 1        |
|               |              | AF1                             | E0UC[31]              | eMIOS_0            | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | SCL                   | I <sup>2</sup> C_0 | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | —                               | WKUP[11] <sup>4</sup> | WKUP               | I             |                       |                            |            |          |          |
|               |              | —                               | LIN0RX                | LINFlex_0          | I             |                       |                            |            |          |          |
| PB[4]         | PCR[20]      | AF0                             | —                     | —                  | —             | I                     | Tristate                   | 50         | 72       | 88       |
|               |              | AF1                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | AF2                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_P[0]             | ADC_0              | I             |                       |                            |            |          |          |
|               |              | —                               | ADC1_P[0]             | ADC_1              | I             |                       |                            |            |          |          |
|               |              | —                               | GPIO[20]              | SIUL               | I             |                       |                            |            |          |          |
| PB[5]         | PCR[21]      | AF0                             | —                     | —                  | —             | I                     | Tristate                   | 53         | 75       | 91       |
|               |              | AF1                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | AF2                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —                  | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_P[1]             | ADC_0              | I             |                       |                            |            |          |          |
|               |              | —                               | ADC1_P[1]             | ADC_1              | I             |                       |                            |            |          |          |
|               |              | —                               | GPIO[21]              | SIUL               | I             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup> | Function                  | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|---------------------------------|---------------------------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |                                 |                           |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PB[6]    | PCR[22]      | AF0                             | —                         | —          | —             | I                     | Tristate                   | 54         | 76       | 92       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[2]                 | ADC_0      | I             |                       |                            |            |          |          |
|          |              | —                               | ADC1_P[2]                 | ADC_1      | I             |                       |                            |            |          |          |
|          |              | —                               | GPIO[22]                  | SIUL       | I             |                       |                            |            |          |          |
| PB[7]    | PCR[23]      | AF0                             | —                         | —          | —             | I                     | Tristate                   | 55         | 77       | 93       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[3]                 | ADC_0      | I             |                       |                            |            |          |          |
|          |              | —                               | ADC1_P[3]                 | ADC_1      | I             |                       |                            |            |          |          |
|          |              | —                               | GPIO[23]                  | SIUL       | I             |                       |                            |            |          |          |
| PB[8]    | PCR[24]      | AF0                             | GPIO[24]                  | SIUL       | I             | I                     | —                          | 39         | 53       | 61       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | OSC32K_XTAL <sup>7</sup>  | OSC32K     | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[25]                  | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[0]                 | ADC_0      | I             |                       |                            |            |          |          |
| —        | ADC1_S[4]    | ADC_1                           | I                         |            |               |                       |                            |            |          |          |
| PB[9]    | PCR[25]      | AF0                             | GPIO[25]                  | SIUL       | I             | I                     | —                          | 38         | 52       | 60       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | OSC32K_EXTAL <sup>7</sup> | OSC32K     | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[26]                  | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[1]                 | ADC_0      | I             |                       |                            |            |          |          |
| —        | ADC1_S[5]    | ADC_1                           | I                         |            |               |                       |                            |            |          |          |
| PB[10]   | PCR[26]      | AF0                             | GPIO[26]                  | SIUL       | I/O           | J                     | Tristate                   | 40         | 54       | 62       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[8] <sup>4</sup>      | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[2]                 | ADC_0      | I             |                       |                            |            |          |          |
|          |              | —                               | ADC1_S[6]                 | ADC_1      | I             |                       |                            |            |          |          |
| PB[11]   | PCR[27]      | AF0                             | GPIO[27]                  | SIUL       | I/O           | J                     | Tristate                   | —          | —        | 97       |
|          |              | AF1                             | E0UC[3]                   | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | CS0_0                     | DSPI_0     | I/O           |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[3]                 | ADC_0      | I             |                       |                            |            |          |          |
| PB[12]   | PCR[28]      | AF0                             | GPIO[28]                  | SIUL       | I/O           | J                     | Tristate                   | 61         | 83       | 101      |
|          |              | AF1                             | E0UC[4]                   | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | CS1_0                     | DSPI_0     | O             |                       |                            |            |          |          |
|          |              | —                               | ADC0_X[0]                 | ADC_0      | I             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin           | PCR register | Alternate function <sup>1</sup> | Function  | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|--------------------|--------------|---------------------------------|-----------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|                    |              |                                 |           |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PB[13]             | PCR[29]      | AF0                             | GPIO[29]  | SIUL       | I/O           | J                     | Tristate                   | 63         | 85       | 103      |
|                    |              | AF1                             | E0UC[5]   | eMIOS_0    | I/O           |                       |                            |            |          |          |
|                    |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|                    |              | AF3                             | CS2_0     | DSPI_0     | O             |                       |                            |            |          |          |
|                    |              | —                               | ADC0_X[1] | ADC_0      | I             |                       |                            |            |          |          |
| PB[14]             | PCR[30]      | AF0                             | GPIO[30]  | SIUL       | I/O           | J                     | Tristate                   | 65         | 87       | 105      |
|                    |              | AF1                             | E0UC[6]   | eMIOS_0    | I/O           |                       |                            |            |          |          |
|                    |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|                    |              | AF3                             | CS3_0     | DSPI_0     | O             |                       |                            |            |          |          |
|                    |              | —                               | ADC0_X[2] | ADC_0      | I             |                       |                            |            |          |          |
| PB[15]             | PCR[31]      | AF0                             | GPIO[31]  | SIUL       | I/O           | J                     | Tristate                   | 67         | 89       | 107      |
|                    |              | AF1                             | E0UC[7]   | eMIOS_0    | I/O           |                       |                            |            |          |          |
|                    |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|                    |              | AF3                             | CS4_0     | DSPI_0     | O             |                       |                            |            |          |          |
|                    |              | —                               | ADC0_X[3] | ADC_0      | I             |                       |                            |            |          |          |
| <b>Port C</b>      |              |                                 |           |            |               |                       |                            |            |          |          |
| PC[0] <sup>8</sup> | PCR[32]      | AF0                             | GPIO[32]  | SIUL       | I/O           | M                     | Input, weak pull-up        | 87         | 126      | 154      |
|                    |              | AF1                             | —         | —          | —             |                       |                            |            |          |          |
|                    |              | AF2                             | TDI       | JTAGC      | I             |                       |                            |            |          |          |
|                    |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
| PC[1] <sup>8</sup> | PCR[33]      | AF0                             | GPIO[33]  | SIUL       | I/O           | F <sup>9</sup>        | Tristate                   | 82         | 121      | 149      |
|                    |              | AF1                             | —         | —          | —             |                       |                            |            |          |          |
|                    |              | AF2                             | TDO       | JTAGC      | O             |                       |                            |            |          |          |
|                    |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
| PC[2]              | PCR[34]      | AF0                             | GPIO[34]  | SIUL       | I/O           | M                     | Tristate                   | 78         | 117      | 145      |
|                    |              | AF1                             | SCK_1     | DSPI_1     | I/O           |                       |                            |            |          |          |
|                    |              | AF2                             | CAN4TX    | FlexCAN_4  | O             |                       |                            |            |          |          |
|                    |              | AF3                             | DEBUG[0]  | SSCM       | O             |                       |                            |            |          |          |
|                    |              | —                               | EIRQ[5]   | SIUL       | I             |                       |                            |            |          |          |
| PC[3]              | PCR[35]      | AF0                             | GPIO[35]  | SIUL       | I/O           | S                     | Tristate                   | 77         | 116      | 144      |
|                    |              | AF1                             | CS0_1     | DSPI_1     | I/O           |                       |                            |            |          |          |
|                    |              | AF2                             | MA[0]     | ADC_0      | O             |                       |                            |            |          |          |
|                    |              | AF3                             | DEBUG[1]  | SSCM       | O             |                       |                            |            |          |          |
|                    |              | —                               | EIRQ[6]   | SIUL       | I             |                       |                            |            |          |          |
|                    |              | —                               | CAN1RX    | FlexCAN_1  | I             |                       |                            |            |          |          |
|                    |              | —                               | CAN4RX    | FlexCAN_4  | I             |                       |                            |            |          |          |
| PC[4]              | PCR[36]      | AF0                             | GPIO[36]  | SIUL       | I/O           | M                     | Tristate                   | 92         | 131      | 159      |
|                    |              | AF1                             | E1UC[31]  | eMIOS_1    | I/O           |                       |                            |            |          |          |
|                    |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|                    |              | AF3                             | DEBUG[2]  | SSCM       | O             |                       |                            |            |          |          |
|                    |              | —                               | EIRQ[18]  | SIUL       | I             |                       |                            |            |          |          |
|                    |              | —                               | SIN_1     | DSPI_1     | I             |                       |                            |            |          |          |
|                    |              | —                               | CAN3RX    | FlexCAN_3  | I             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup>         | Function   | Peripheral  | I/O direction                     | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|---|--|---|-----------------------------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |   |  |   |                                   |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PC[5]    | PCR[37]      | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[37]<br>SOUT_1<br>CAN3TX<br>DEBUG[3]<br>EIRQ[7]                      | SIUL<br>DSPI_1<br>FlexCAN_3<br>SSCM<br>SIUL               | I/O<br>O<br>O<br>O<br>I           | M                     | Tristate                   | 91         | 130      | 158      |
| PC[6]    | PCR[38]      | AF0<br>AF1<br>AF2<br>AF3                | GPIO[38]<br>LIN1TX<br>E1UC[28]<br>DEBUG[4]                               | SIUL<br>LINFlex_1<br>eMIOS_1<br>SSCM                      | I/O<br>O<br>I/O<br>O              | S                     | Tristate                   | 25         | 36       | 44       |
| PC[7]    | PCR[39]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—      | GPIO[39]<br>—<br>E1UC[29]<br>DEBUG[5]<br>LIN1RX<br>WKUP[12] <sup>4</sup> | SIUL<br>—<br>eMIOS_1<br>SSCM<br>LINFlex_1<br>WKUP         | I/O<br>—<br>I/O<br>O<br>I<br>I    | S                     | Tristate                   | 26         | 37       | 45       |
| PC[8]    | PCR[40]      | AF0<br>AF1<br>AF2<br>AF3                | GPIO[40]<br>LIN2TX<br>E0UC[3]<br>DEBUG[6]                                | SIUL<br>LINFlex_2<br>eMIOS_0<br>SSCM                      | I/O<br>O<br>I/O<br>O              | S                     | Tristate                   | 99         | 143      | 175      |
| PC[9]    | PCR[41]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—      | GPIO[41]<br>—<br>E0UC[7]<br>DEBUG[7]<br>WKUP[13] <sup>4</sup><br>LIN2RX  | SIUL<br>—<br>eMIOS_0<br>SSCM<br>WKUP<br>LINFlex_2         | I/O<br>—<br>I/O<br>O<br>I<br>I    | S                     | Tristate                   | 2          | 2        | 2        |
| PC[10]   | PCR[42]      | AF0<br>AF1<br>AF2<br>AF3                | GPIO[42]<br>CAN1TX<br>CAN4TX<br>MA[1]                                    | SIUL<br>FlexCAN_1<br>FlexCAN_4<br>ADC_0                   | I/O<br>O<br>O<br>O                | M                     | Tristate                   | 22         | 28       | 36       |
| PC[11]   | PCR[43]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[43]<br>—<br>—<br>MA[2]<br>WKUP[5] <sup>4</sup><br>CAN1RX<br>CAN4RX  | SIUL<br>—<br>—<br>ADC_0<br>WKUP<br>FlexCAN_1<br>FlexCAN_4 | I/O<br>—<br>—<br>O<br>I<br>I<br>I | S                     | Tristate                   | 21         | 27       | 35       |
| PC[12]   | PCR[44]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—      | GPIO[44]<br>E0UC[12]<br>—<br>—<br>EIRQ[19]<br>SIN_2                      | SIUL<br>eMIOS_0<br>—<br>—<br>SIUL<br>DSPI_2               | I/O<br>I/O<br>—<br>—<br>I<br>I    | M                     | Tristate                   | 97         | 141      | 173      |
| PC[13]   | PCR[45]      | AF0<br>AF1<br>AF2<br>AF3                | GPIO[45]<br>E0UC[13]<br>SOUT_2<br>—                                      | SIUL<br>eMIOS_0<br>DSPI_2<br>—                            | I/O<br>I/O<br>O<br>—              | S                     | Tristate                   | 98         | 142      | 174      |

**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup> | Function  | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|---------------------------------|-----------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                 |           |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PC[14]        | PCR[46]      | AF0                             | GPIO[46]  | SIUL       | I/O           | S                     | Tristate                   | 3          | 3        | 3        |
|               |              | AF1                             | E0UC[14]  | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | SCK_2     | DSPI_2     | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | —                               | EIRQ[8]   | SIUL       | I             |                       |                            |            |          |          |
| PC[15]        | PCR[47]      | AF0                             | GPIO[47]  | SIUL       | I/O           | M                     | Tristate                   | 4          | 4        | 4        |
|               |              | AF1                             | E0UC[15]  | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS0_2     | DSPI_2     | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | —                               | EIRQ[20]  | SIUL       | I             |                       |                            |            |          |          |
| <b>Port D</b> |              |                                 |           |            |               |                       |                            |            |          |          |
| PD[0]         | PCR[48]      | AF0                             | GPIO[48]  | SIUL       | I             | I                     | Tristate                   | 41         | 63       | 77       |
|               |              | AF1                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | —                               | WKUP[27]  | WKUP       | I             |                       |                            |            |          |          |
|               |              | —                               | ADC0_P[4] | ADC_0      | I             |                       |                            |            |          |          |
|               |              | —                               | ADC1_P[4] | ADC_1      | I             |                       |                            |            |          |          |
| PD[1]         | PCR[49]      | AF0                             | GPIO[49]  | SIUL       | I             | I                     | Tristate                   | 42         | 64       | 78       |
|               |              | AF1                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | —                               | WKUP[28]  | WKUP       | I             |                       |                            |            |          |          |
|               |              | —                               | ADC0_P[5] | ADC_0      | I             |                       |                            |            |          |          |
|               |              | —                               | ADC1_P[5] | ADC_1      | I             |                       |                            |            |          |          |
| PD[2]         | PCR[50]      | AF0                             | GPIO[50]  | SIUL       | I             | I                     | Tristate                   | 43         | 65       | 79       |
|               |              | AF1                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_P[6] | ADC_0      | I             |                       |                            |            |          |          |
|               |              | —                               | ADC1_P[6] | ADC_1      | I             |                       |                            |            |          |          |
| PD[3]         | PCR[51]      | AF0                             | GPIO[51]  | SIUL       | I             | I                     | Tristate                   | 44         | 66       | 80       |
|               |              | AF1                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_P[7] | ADC_0      | I             |                       |                            |            |          |          |
|               |              | —                               | ADC1_P[7] | ADC_1      | I             |                       |                            |            |          |          |
| PD[4]         | PCR[52]      | AF0                             | GPIO[52]  | SIUL       | I             | I                     | Tristate                   | 45         | 67       | 81       |
|               |              | AF1                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF2                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —         | —          | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_P[8] | ADC_0      | I             |                       |                            |            |          |          |
|               |              | —                               | ADC1_P[8] | ADC_1      | I             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup> | Function                 | Peripheral     | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|---------------------------------|--------------------------|----------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |                                 |                          |                |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PD[5]    | PCR[53]      | AF0                             | GPIO[53]                 | SIUL           | I             | I                     | Tristate                   | 46         | 68       | 82       |
|          |              | AF1                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[9]<br>ADC1_P[9]   | ADC_0<br>ADC_1 | I<br>I        |                       |                            |            |          |          |
| PD[6]    | PCR[54]      | AF0                             | GPIO[54]                 | SIUL           | I             | I                     | Tristate                   | 47         | 69       | 83       |
|          |              | AF1                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[10]<br>ADC1_P[10] | ADC_0<br>ADC_1 | I<br>I        |                       |                            |            |          |          |
| PD[7]    | PCR[55]      | AF0                             | GPIO[55]                 | SIUL           | I             | I                     | Tristate                   | 48         | 70       | 84       |
|          |              | AF1                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[11]<br>ADC1_P[11] | ADC_0<br>ADC_1 | I<br>I        |                       |                            |            |          |          |
| PD[8]    | PCR[56]      | AF0                             | GPIO[56]                 | SIUL           | I             | I                     | Tristate                   | 49         | 71       | 87       |
|          |              | AF1                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[12]<br>ADC1_P[12] | ADC_0<br>ADC_1 | I<br>I        |                       |                            |            |          |          |
| PD[9]    | PCR[57]      | AF0                             | GPIO[57]                 | SIUL           | I             | I                     | Tristate                   | 56         | 78       | 94       |
|          |              | AF1                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[13]<br>ADC1_P[13] | ADC_0<br>ADC_1 | I<br>I        |                       |                            |            |          |          |
| PD[10]   | PCR[58]      | AF0                             | GPIO[58]                 | SIUL           | I             | I                     | Tristate                   | 57         | 79       | 95       |
|          |              | AF1                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[14]<br>ADC1_P[14] | ADC_0<br>ADC_1 | I<br>I        |                       |                            |            |          |          |
| PD[11]   | PCR[59]      | AF0                             | GPIO[59]                 | SIUL           | I             | I                     | Tristate                   | 58         | 80       | 96       |
|          |              | AF1                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[15]<br>ADC1_P[15] | ADC_0<br>ADC_1 | I<br>I        |                       |                            |            |          |          |
| PD[12]   | PCR[60]      | AF0                             | GPIO[60]                 | SIUL           | I/O           | J                     | Tristate                   | —          | —        | 100      |
|          |              | AF1                             | CS5_0                    | DSPI_0         | O             |                       |                            |            |          |          |
|          |              | AF2                             | E0UC[24]                 | eMIOS_0        | I/O           |                       |                            |            |          |          |
|          |              | AF3                             | —                        | —              | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[4]                | ADC_0          | I             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup> | Function             | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|---------------------------------|----------------------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                 |                      |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PD[13]        | PCR[61]      | AF0                             | GPIO[61]             | SIUL       | I/O           | J                     | Tristate                   | 62         | 84       | 102      |
|               |              | AF1                             | CS0_1                | DSPI_1     | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | E0UC[25]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[5]            | ADC_0      | I             |                       |                            |            |          |          |
| PD[14]        | PCR[62]      | AF0                             | GPIO[62]             | SIUL       | I/O           | J                     | Tristate                   | 64         | 86       | 104      |
|               |              | AF1                             | CS1_1                | DSPI_1     | O             |                       |                            |            |          |          |
|               |              | AF2                             | E0UC[26]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[6]            | ADC_0      | I             |                       |                            |            |          |          |
| PD[15]        | PCR[63]      | AF0                             | GPIO[63]             | SIUL       | I/O           | J                     | Tristate                   | 66         | 88       | 106      |
|               |              | AF1                             | CS2_1                | DSPI_1     | O             |                       |                            |            |          |          |
|               |              | AF2                             | E0UC[27]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[7]            | ADC_0      | I             |                       |                            |            |          |          |
| <b>Port E</b> |              |                                 |                      |            |               |                       |                            |            |          |          |
| PE[0]         | PCR[64]      | AF0                             | GPIO[64]             | SIUL       | I/O           | S                     | Tristate                   | 6          | 10       | 18       |
|               |              | AF1                             | E0UC[16]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | —                               | WKUP[6] <sup>4</sup> | WKUP       | I             |                       |                            |            |          |          |
| PE[1]         | PCR[65]      | AF0                             | GPIO[65]             | SIUL       | I/O           | M                     | Tristate                   | 8          | 12       | 20       |
|               |              | AF1                             | E0UC[17]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CAN5TX               | FlexCAN_5  | O             |                       |                            |            |          |          |
|               |              | AF3                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | —                               | —                    | —          | —             |                       |                            |            |          |          |
| PE[2]         | PCR[66]      | AF0                             | GPIO[66]             | SIUL       | I/O           | M                     | Tristate                   | 89         | 128      | 156      |
|               |              | AF1                             | E0UC[18]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | —                               | EIRQ[21]             | SIUL       | I             |                       |                            |            |          |          |
| PE[3]         | PCR[67]      | AF0                             | GPIO[67]             | SIUL       | I/O           | M                     | Tristate                   | 90         | 129      | 157      |
|               |              | AF1                             | E0UC[19]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | SOUT_1               | DSPI_1     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | —                               | —                    | —          | —             |                       |                            |            |          |          |
| PE[4]         | PCR[68]      | AF0                             | GPIO[68]             | SIUL       | I/O           | M                     | Tristate                   | 93         | 132      | 160      |
|               |              | AF1                             | E0UC[20]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | SCK_1                | DSPI_1     | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                    | —          | —             |                       |                            |            |          |          |
|               |              | —                               | EIRQ[9]              | SIUL       | I             |                       |                            |            |          |          |
| PE[5]         | PCR[69]      | AF0                             | GPIO[69]             | SIUL       | I/O           | M                     | Tristate                   | 94         | 133      | 161      |
|               |              | AF1                             | E0UC[21]             | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS0_1                | DSPI_1     | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | MA[2]                | ADC_0      | O             |                       |                            |            |          |          |
|               |              | —                               | —                    | —          | —             |                       |                            |            |          |          |



**Table 2. Functional port pins (continued)**

| Port pin | PCR register          | Alternate function <sup>1</sup> | Function               | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|-----------------------|---------------------------------|------------------------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|          |                       |                                 |                        |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PE[6]    | PCR[70]               | AF0                             | GPIO[70]               | SIUL       | I/O           | M                     | Tristate                   | 95         | 139      | 167      |
|          |                       | AF1                             | E0UC[22]               | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |                       | AF2                             | CS3_0                  | DSPI_0     | O             |                       |                            |            |          |          |
|          |                       | AF3                             | MA[1]                  | ADC_0      | O             |                       |                            |            |          |          |
|          |                       | —                               | EIRQ[22]               | SIUL       | I             |                       |                            |            |          |          |
| PE[7]    | PCR[71]               | AF0                             | GPIO[71]               | SIUL       | I/O           | M                     | Tristate                   | 96         | 140      | 168      |
|          |                       | AF1                             | E0UC[23]               | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |                       | AF2                             | CS2_0                  | DSPI_0     | O             |                       |                            |            |          |          |
|          |                       | AF3                             | MA[0]                  | ADC_0      | O             |                       |                            |            |          |          |
|          |                       | —                               | EIRQ[23]               | SIUL       | I             |                       |                            |            |          |          |
| PE[8]    | PCR[72]               | AF0                             | GPIO[72]               | SIUL       | I/O           | M                     | Tristate                   | 9          | 13       | 21       |
|          |                       | AF1                             | CAN2TX                 | FlexCAN_2  | O             |                       |                            |            |          |          |
|          |                       | AF2                             | E0UC[22]               | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |                       | AF3                             | CAN3TX                 | FlexCAN_3  | O             |                       |                            |            |          |          |
| PE[9]    | PCR[73]               | AF0                             | GPIO[73]               | SIUL       | I/O           | S                     | Tristate                   | 10         | 14       | 22       |
|          |                       | AF1                             | —                      | —          | —             |                       |                            |            |          |          |
|          |                       | AF2                             | E0UC[23]               | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |                       | AF3                             | —                      | —          | —             |                       |                            |            |          |          |
|          |                       | —                               | WKUP[7] <sup>4</sup>   | WKUP       | I             |                       |                            |            |          |          |
|          |                       | —                               | CAN2RX                 | FlexCAN_2  | I             |                       |                            |            |          |          |
| —        | CAN3RX                | FlexCAN_3                       | I                      |            |               |                       |                            |            |          |          |
| PE[10]   | PCR[74]               | AF0                             | GPIO[74]               | SIUL       | I/O           | S                     | Tristate                   | 11         | 15       | 23       |
|          |                       | AF1                             | LIN3TX                 | LINFlex_3  | O             |                       |                            |            |          |          |
|          |                       | AF2                             | CS3_1                  | DSPI_1     | O             |                       |                            |            |          |          |
|          |                       | AF3                             | E1UC[30]               | eMIOS_1    | I/O           |                       |                            |            |          |          |
|          |                       | —                               | EIRQ[10]               | SIUL       | I             |                       |                            |            |          |          |
| PE[11]   | PCR[75]               | AF0                             | GPIO[75]               | SIUL       | I/O           | S                     | Tristate                   | 13         | 17       | 25       |
|          |                       | AF1                             | E0UC[24]               | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |                       | AF2                             | CS4_1                  | DSPI_1     | O             |                       |                            |            |          |          |
|          |                       | AF3                             | —                      | —          | —             |                       |                            |            |          |          |
|          |                       | —                               | LIN3RX                 | LINFlex_3  | I             |                       |                            |            |          |          |
| —        | WKUP[14] <sup>4</sup> | WKUP                            | I                      |            |               |                       |                            |            |          |          |
| PE[12]   | PCR[76]               | AF0                             | GPIO[76]               | SIUL       | I/O           | J                     | Tristate                   | 76         | 109      | 133      |
|          |                       | AF1                             | —                      | —          | —             |                       |                            |            |          |          |
|          |                       | AF2                             | E1UC[19] <sup>10</sup> | eMIOS_1    | I/O           |                       |                            |            |          |          |
|          |                       | AF3                             | —                      | —          | —             |                       |                            |            |          |          |
|          |                       | —                               | EIRQ[11]               | SIUL       | I             |                       |                            |            |          |          |
|          |                       | —                               | SIN_2                  | DSPI_2     | I             |                       |                            |            |          |          |
| —        | ADC1_S[7]             | ADC_1                           | I                      |            |               |                       |                            |            |          |          |
| PE[13]   | PCR[77]               | AF0                             | GPIO[77]               | SIUL       | I/O           | S                     | Tristate                   | —          | 103      | 127      |
|          |                       | AF1                             | SOUT_2                 | DSPI_2     | O             |                       |                            |            |          |          |
|          |                       | AF2                             | E1UC[20]               | eMIOS_1    | I/O           |                       |                            |            |          |          |
|          |                       | AF3                             | —                      | —          | —             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup> | Function | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|---------------------------------|----------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                 |          |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PE[14]        | PCR[78]      | AF0                             | GPIO[78] | SIUL       | I/O           | S                     | Tristate                   | —          | 112      | 136      |
|               |              | AF1                             | SCK_2    | DSPI_2     | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | E1UC[21] | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| EIRQ[12]      |              |                                 |          |            |               |                       |                            |            |          |          |
| SIUL          |              |                                 |          |            |               |                       |                            |            |          |          |
| I             |              |                                 |          |            |               |                       |                            |            |          |          |
| PE[15]        | PCR[79]      | AF0                             | GPIO[79] | SIUL       | I/O           | M                     | Tristate                   | —          | 113      | 137      |
|               |              | AF1                             | CS0_2    | DSPI_2     | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | E1UC[22] | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| <b>Port F</b> |              |                                 |          |            |               |                       |                            |            |          |          |
| PF[0]         | PCR[80]      | AF0                             | GPIO[80] | SIUL       | I/O           | J                     | Tristate                   | —          | 55       | 63       |
|               |              | AF1                             | E0UC[10] | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS3_1    | DSPI_1     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| ADC0_S[8]     |              |                                 |          |            |               |                       |                            |            |          |          |
| ADC_0         |              |                                 |          |            |               |                       |                            |            |          |          |
| I             |              |                                 |          |            |               |                       |                            |            |          |          |
| PF[1]         | PCR[81]      | AF0                             | GPIO[81] | SIUL       | I/O           | J                     | Tristate                   | —          | 56       | 64       |
|               |              | AF1                             | E0UC[11] | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS4_1    | DSPI_1     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| ADC0_S[9]     |              |                                 |          |            |               |                       |                            |            |          |          |
| ADC_0         |              |                                 |          |            |               |                       |                            |            |          |          |
| I             |              |                                 |          |            |               |                       |                            |            |          |          |
| PF[2]         | PCR[82]      | AF0                             | GPIO[82] | SIUL       | I/O           | J                     | Tristate                   | —          | 57       | 65       |
|               |              | AF1                             | E0UC[12] | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS0_2    | DSPI_2     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| ADC0_S[10]    |              |                                 |          |            |               |                       |                            |            |          |          |
| ADC_0         |              |                                 |          |            |               |                       |                            |            |          |          |
| I             |              |                                 |          |            |               |                       |                            |            |          |          |
| PF[3]         | PCR[83]      | AF0                             | GPIO[83] | SIUL       | I/O           | J                     | Tristate                   | —          | 58       | 66       |
|               |              | AF1                             | E0UC[13] | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS1_2    | DSPI_2     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| ADC0_S[11]    |              |                                 |          |            |               |                       |                            |            |          |          |
| ADC_0         |              |                                 |          |            |               |                       |                            |            |          |          |
| I             |              |                                 |          |            |               |                       |                            |            |          |          |
| PF[4]         | PCR[84]      | AF0                             | GPIO[84] | SIUL       | I/O           | J                     | Tristate                   | —          | 59       | 67       |
|               |              | AF1                             | E0UC[14] | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS2_2    | DSPI_2     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| ADC0_S[12]    |              |                                 |          |            |               |                       |                            |            |          |          |
| ADC_0         |              |                                 |          |            |               |                       |                            |            |          |          |
| I             |              |                                 |          |            |               |                       |                            |            |          |          |
| PF[5]         | PCR[85]      | AF0                             | GPIO[85] | SIUL       | I/O           | J                     | Tristate                   | —          | 60       | 68       |
|               |              | AF1                             | E0UC[22] | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS3_2    | DSPI_2     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| ADC0_S[13]    |              |                                 |          |            |               |                       |                            |            |          |          |
| ADC_0         |              |                                 |          |            |               |                       |                            |            |          |          |
| I             |              |                                 |          |            |               |                       |                            |            |          |          |
| PF[6]         | PCR[86]      | AF0                             | GPIO[86] | SIUL       | I/O           | J                     | Tristate                   | —          | 61       | 69       |
|               |              | AF1                             | E0UC[23] | eMIOS_0    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS1_1    | DSPI_1     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —        | —          | —             |                       |                            |            |          |          |
| ADC0_S[14]    |              |                                 |          |            |               |                       |                            |            |          |          |
| ADC_0         |              |                                 |          |            |               |                       |                            |            |          |          |
| I             |              |                                 |          |            |               |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup> | Function              | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|---------------------------------|-----------------------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |                                 |                       |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PF[7]    | PCR[87]      | AF0                             | GPIO[87]              | SIUL       | I/O           | J                     | Tristate                   | —          | 62       | 70       |
|          |              | AF1                             | —                     | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | CS2_1                 | DSPI_1     | O             |                       |                            |            |          |          |
|          |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[15]            | ADC_0      | I             |                       |                            |            |          |          |
| PF[8]    | PCR[88]      | AF0                             | GPIO[88]              | SIUL       | I/O           | M                     | Tristate                   | —          | 34       | 42       |
|          |              | AF1                             | CAN3TX                | FlexCAN_3  | O             |                       |                            |            |          |          |
|          |              | AF2                             | CS4_0                 | DSPI_0     | O             |                       |                            |            |          |          |
|          |              | AF3                             | CAN2TX                | FlexCAN_2  | O             |                       |                            |            |          |          |
| PF[9]    | PCR[89]      | AF0                             | GPIO[89]              | SIUL       | I/O           | S                     | Tristate                   | —          | 33       | 41       |
|          |              | AF1                             | E1UC[1]               | eMIOS_1    | I/O           |                       |                            |            |          |          |
|          |              | AF2                             | CS5_0                 | DSPI_0     | O             |                       |                            |            |          |          |
|          |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[22] <sup>4</sup> | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | CAN2RX                | FlexCAN_2  | I             |                       |                            |            |          |          |
| —        | CAN3RX       | FlexCAN_3                       | I                     |            |               |                       |                            |            |          |          |
| PF[10]   | PCR[90]      | AF0                             | GPIO[90]              | SIUL       | I/O           | M                     | Tristate                   | —          | 38       | 46       |
|          |              | AF1                             | CS1_0                 | DSPI_0     | O             |                       |                            |            |          |          |
|          |              | AF2                             | LIN4TX                | LINFlex_4  | O             |                       |                            |            |          |          |
|          |              | AF3                             | E1UC[2]               | eMIOS_1    | I/O           |                       |                            |            |          |          |
| PF[11]   | PCR[91]      | AF0                             | GPIO[91]              | SIUL       | I/O           | S                     | Tristate                   | —          | 39       | 47       |
|          |              | AF1                             | CS2_0                 | DSPI_0     | O             |                       |                            |            |          |          |
|          |              | AF2                             | E1UC[3]               | eMIOS_1    | I/O           |                       |                            |            |          |          |
|          |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[15] <sup>4</sup> | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | LIN4RX                | LINFlex_4  | I             |                       |                            |            |          |          |
| PF[12]   | PCR[92]      | AF0                             | GPIO[92]              | SIUL       | I/O           | M                     | Tristate                   | —          | 35       | 43       |
|          |              | AF1                             | E1UC[25]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|          |              | AF2                             | LIN5TX                | LINFlex_5  | O             |                       |                            |            |          |          |
|          |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
| PF[13]   | PCR[93]      | AF0                             | GPIO[93]              | SIUL       | I/O           | S                     | Tristate                   | —          | 41       | 49       |
|          |              | AF1                             | E1UC[26]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|          |              | AF2                             | —                     | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[16] <sup>4</sup> | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | LIN5RX                | LINFlex_5  | I             |                       |                            |            |          |          |
| PF[14]   | PCR[94]      | AF0                             | GPIO[94]              | SIUL       | I/O           | M                     | Tristate                   | —          | 102      | 126      |
|          |              | AF1                             | CAN4TX                | FlexCAN_4  | O             |                       |                            |            |          |          |
|          |              | AF2                             | E1UC[27]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|          |              | AF3                             | CAN1TX                | FlexCAN_1  | O             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup> | Function              | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|---------------------------------|-----------------------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                 |                       |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PF[15]        | PCR[95]      | AF0                             | GPIO[95]              | SIUL       | I/O           | S                     | Tristate                   | —          | 101      | 125      |
|               |              | AF1                             | E1UC[4]               | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | —                     | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
|               |              | —                               | EIRQ[13]              | SIUL       | I             |                       |                            |            |          |          |
|               |              | —                               | CAN1RX                | FlexCAN_1  | I             |                       |                            |            |          |          |
| —             | CAN4RX       | FlexCAN_4                       | I                     |            |               |                       |                            |            |          |          |
| <b>Port G</b> |              |                                 |                       |            |               |                       |                            |            |          |          |
| PG[0]         | PCR[96]      | AF0                             | GPIO[96]              | SIUL       | I/O           | M                     | Tristate                   | —          | 98       | 122      |
|               |              | AF1                             | CAN5TX                | FlexCAN_5  | O             |                       |                            |            |          |          |
|               |              | AF2                             | E1UC[23]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
| PG[1]         | PCR[97]      | AF0                             | GPIO[97]              | SIUL       | I/O           | S                     | Tristate                   | —          | 97       | 121      |
|               |              | AF1                             | —                     | —          | —             |                       |                            |            |          |          |
|               |              | AF2                             | E1UC[24]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
|               |              | —                               | EIRQ[14]              | SIUL       | I             |                       |                            |            |          |          |
| —             | CAN5RX       | FlexCAN_5                       | I                     |            |               |                       |                            |            |          |          |
| PG[2]         | PCR[98]      | AF0                             | GPIO[98]              | SIUL       | I/O           | M                     | Tristate                   | —          | 8        | 16       |
|               |              | AF1                             | E1UC[11]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | SOUT_3                | DSPI_3     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
| PG[3]         | PCR[99]      | AF0                             | GPIO[99]              | SIUL       | I/O           | S                     | Tristate                   | —          | 7        | 15       |
|               |              | AF1                             | E1UC[12]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | CS0_3                 | DSPI_3     | O             |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
|               |              | —                               | WKUP[17] <sup>4</sup> | WKUP       | I             |                       |                            |            |          |          |
| PG[4]         | PCR[100]     | AF0                             | GPIO[100]             | SIUL       | I/O           | M                     | Tristate                   | —          | 6        | 14       |
|               |              | AF1                             | E1UC[13]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | SCK_3                 | DSPI_3     | I/O           |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
| PG[5]         | PCR[101]     | AF0                             | GPIO[101]             | SIUL       | I/O           | S                     | Tristate                   | —          | 5        | 13       |
|               |              | AF1                             | E1UC[14]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | —                     | —          | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |
|               |              | —                               | WKUP[18] <sup>4</sup> | WKUP       | I             |                       |                            |            |          |          |
| —             | SIN_3        | DSPI_3                          | I                     |            |               |                       |                            |            |          |          |
| PG[6]         | PCR[102]     | AF0                             | GPIO[102]             | SIUL       | I/O           | M                     | Tristate                   | —          | 30       | 38       |
|               |              | AF1                             | E1UC[15]              | eMIOS_1    | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | LIN6TX                | LINFlex_6  | O             |                       |                            |            |          |          |
|               |              | AF3                             | —                     | —          | —             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup>    | Function  | Peripheral   | I/O direction                    | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|------------------------------------|---|--|----------------------------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                    |   |  |                                  |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PG[7]         | PCR[103]     | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[103]<br>E1UC[16]<br>E1UC[30]<br>—<br>WKUP[20] <sup>4</sup><br>LIN6RX | SIUL<br>eMIOS_1<br>eMIOS_1<br>—<br>WKUP<br>LINFlex_6 | I/O<br>I/O<br>I/O<br>—<br>I<br>I | S                     | Tristate                   | —          | 29       | 37       |
| PG[8]         | PCR[104]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[104]<br>E1UC[17]<br>LIN7TX<br>CS0_2<br>EIRQ[15]                      | SIUL<br>eMIOS_1<br>LINFlex_7<br>DSPI_2<br>SIUL       | I/O<br>I/O<br>O<br>I/O<br>I      | S                     | Tristate                   | —          | 26       | 34       |
| PG[9]         | PCR[105]     | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[105]<br>E1UC[18]<br>—<br>SCK_2<br>WKUP[21] <sup>4</sup><br>LIN7RX    | SIUL<br>eMIOS_1<br>—<br>DSPI_2<br>WKUP<br>LINFlex_7  | I/O<br>I/O<br>—<br>I/O<br>I<br>I | S                     | Tristate                   | —          | 25       | 33       |
| PG[10]        | PCR[106]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[106]<br>E0UC[24]<br>E1UC[31]<br>—<br>SIN_4                           | SIUL<br>eMIOS_0<br>eMIOS_1<br>—<br>DSPI_4            | I/O<br>I/O<br>I/O<br>—<br>I      | S                     | Tristate                   | —          | 114      | 138      |
| PG[11]        | PCR[107]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[107]<br>E0UC[25]<br>CS0_4<br>—                                       | SIUL<br>eMIOS_0<br>DSPI_4<br>—                       | I/O<br>I/O<br>O<br>—             | M                     | Tristate                   | —          | 115      | 139      |
| PG[12]        | PCR[108]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[108]<br>E0UC[26]<br>SOUT_4<br>—                                      | SIUL<br>eMIOS_0<br>DSPI_4<br>—                       | I/O<br>I/O<br>O<br>—             | M                     | Tristate                   | —          | 92       | 116      |
| PG[13]        | PCR[109]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[109]<br>E0UC[27]<br>SCK_4<br>—                                       | SIUL<br>eMIOS_0<br>DSPI_4<br>—                       | I/O<br>I/O<br>I/O<br>—           | M                     | Tristate                   | —          | 91       | 115      |
| PG[14]        | PCR[110]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[110]<br>E1UC[0]<br>—<br>—  | SIUL<br>eMIOS_1<br>—<br>—                            | I/O<br>I/O<br>—<br>—             | S                     | Tristate                   | —          | 110      | 134      |
| PG[15]        | PCR[111]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[111]<br>E1UC[1]<br>—<br>—<br>—                                       | SIUL<br>eMIOS_1<br>—<br>—<br>—                       | I/O<br>I/O<br>—<br>—<br>—        | M                     | Tristate                   | —          | 111      | 135      |
| <b>Port H</b> |              |                                    |   |  |                                  |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin            | PCR register | Alternate function <sup>1</sup> | Function                                | Peripheral                          | I/O direction             | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------------|--------------|---------------------------------|---|-------------------------------------|---------------------------|-----------------------|----------------------------|------------|----------|----------|
|                     |              |                                 |   |                                     |                           |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PH[0]               | PCR[112]     | AF0<br>AF1<br>AF2<br>AF3<br>—   | GPIO[112]<br>E1UC[2]<br>—<br>—<br>SIN_1 | SIUL<br>eMIOS_1<br>—<br>—<br>DSPI_1 | I/O<br>I/O<br>—<br>—<br>I | M                     | Tristate                   | —          | 93       | 117      |
| PH[1]               | PCR[113]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[113]<br>E1UC[3]<br>SOUT_1<br>—     | SIUL<br>eMIOS_1<br>DSPI_1<br>—      | I/O<br>I/O<br>O<br>—      | M                     | Tristate                   | —          | 94       | 118      |
| PH[2]               | PCR[114]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[114]<br>E1UC[4]<br>SCK_1<br>—      | SIUL<br>eMIOS_1<br>DSPI_1<br>—      | I/O<br>I/O<br>I/O<br>—    | M                     | Tristate                   | —          | 95       | 119      |
| PH[3]               | PCR[115]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[115]<br>E1UC[5]<br>CS0_1<br>—      | SIUL<br>eMIOS_1<br>DSPI_1<br>—      | I/O<br>I/O<br>I/O<br>—    | M                     | Tristate                   | —          | 96       | 120      |
| PH[4]               | PCR[116]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[116]<br>E1UC[6]<br>—<br>—          | SIUL<br>eMIOS_1<br>—<br>—           | I/O<br>I/O<br>—<br>—      | M                     | Tristate                   | —          | 134      | 162      |
| PH[5]               | PCR[117]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[117]<br>E1UC[7]<br>—<br>—          | SIUL<br>eMIOS_1<br>—<br>—           | I/O<br>I/O<br>—<br>—      | S                     | Tristate                   | —          | 135      | 163      |
| PH[6]               | PCR[118]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[118]<br>E1UC[8]<br>—<br>MA[2]      | SIUL<br>eMIOS_1<br>—<br>ADC_0       | I/O<br>I/O<br>—<br>O      | M                     | Tristate                   | —          | 136      | 164      |
| PH[7]               | PCR[119]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[119]<br>E1UC[9]<br>CS3_2<br>MA[1]  | SIUL<br>eMIOS_1<br>DSPI_2<br>ADC_0  | I/O<br>I/O<br>O<br>O      | M                     | Tristate                   | —          | 137      | 165      |
| PH[8]               | PCR[120]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[120]<br>E1UC[10]<br>CS2_2<br>MA[0] | SIUL<br>eMIOS_1<br>DSPI_2<br>ADC_0  | I/O<br>I/O<br>O<br>O      | M                     | Tristate                   | —          | 138      | 166      |
| PH[9] <sup>8</sup>  | PCR[121]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[121]<br>—<br>TCK<br>—              | SIUL<br>—<br>JTAGC<br>—             | I/O<br>—<br>I<br>—        | S                     | Input,<br>weak<br>pull-up  | 88         | 127      | 155      |
| PH[10] <sup>8</sup> | PCR[122]     | AF0<br>AF1<br>AF2<br>AF3        | GPIO[122]<br>—<br>TMS<br>—              | SIUL<br>—<br>JTAGC<br>—             | I/O<br>—<br>I<br>—        | M                     | Input,<br>weak<br>pull-up  | 81         | 120      | 148      |

**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup>    | Function  | Peripheral                             | I/O direction                  | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|------------------------------------|---|--|--------------------------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                    |   |  |                                |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PH[11]        | PCR[123]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[123]<br>SOUT_3<br>CS0_4<br>E1UC[5]                       | SIUL<br>DSPI_3<br>DSPI_4<br>eMIOS_1    | I/O<br>O<br>I/O<br>I/O         | M                     | Tristate                   | —          | —        | 140      |
| PH[12]        | PCR[124]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[124]<br>SCK_3<br>CS1_4<br>E1UC[25]                       | SIUL<br>DSPI_3<br>DSPI_4<br>eMIOS_1    | I/O<br>I/O<br>I/O<br>—         | M                     | Tristate                   | —          | —        | 141      |
| PH[13]        | PCR[125]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[125]<br>SOUT_4<br>CS0_3<br>E1UC[26]                      | SIUL<br>DSPI_4<br>DSPI_3<br>eMIOS_1    | I/O<br>O<br>I/O<br>—           | M                     | Tristate                   | —          | —        | 9        |
| PH[14]        | PCR[126]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[126]<br>SCK_4<br>CS1_3<br>E1UC[27]                       | SIUL<br>DSPI_4<br>DSPI_3<br>eMIOS_1    | I/O<br>I/O<br>I/O<br>—         | M                     | Tristate                   | —          | —        | 10       |
| PH[15]        | PCR[127]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[127]<br>SOUT_5<br>—<br>E1UC[17]                          | SIUL<br>DSPI_5<br>—<br>eMIOS_1         | I/O<br>O<br>—<br>—             | M                     | Tristate                   | —          | —        | 8        |
| <b>Port I</b> |              |                                    |   |  |                                |                       |                            |            |          |          |
| PI[0]         | PCR[128]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[128]<br>E0UC[28]<br>—<br>—                               | SIUL<br>eMIOS_0<br>—<br>—              | I/O<br>I/O<br>—<br>—           | S                     | Tristate                   | —          | —        | 172      |
| PI[1]         | PCR[129]     | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[129]<br>E0UC[29]<br>—<br>—<br>WKUP[24] <sup>4</sup><br>— | SIUL<br>eMIOS_0<br>—<br>—<br>WKUP<br>— | I/O<br>I/O<br>—<br>—<br>I<br>— | S                     | Tristate                   | —          | —        | 171      |
| PI[2]         | PCR[130]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[130]<br>E0UC[30]<br>—<br>—                               | SIUL<br>eMIOS_0<br>—<br>—              | I/O<br>I/O<br>—<br>—           | S                     | Tristate                   | —          | —        | 170      |
| PI[3]         | PCR[131]     | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[131]<br>E0UC[31]<br>—<br>—<br>WKUP[23] <sup>4</sup><br>— | SIUL<br>eMIOS_0<br>—<br>—<br>WKUP<br>— | I/O<br>I/O<br>—<br>—<br>I<br>— | S                     | Tristate                   | —          | —        | 169      |
| PI[4]         | PCR[132]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[132]<br>E1UC[28]<br>SOUT_4<br>—                          | SIUL<br>eMIOS_1<br>DSPI_4<br>—         | I/O<br>I/O<br>O<br>—           | S                     | Tristate                   | —          | —        | 143      |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup>    | Function  | Peripheral                             | I/O direction                | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|------------------------------------|---|--|------------------------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |                                    |   |  |                              |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PI[5]    | PCR[133]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[133]<br>E1UC[29]<br>SCK_4<br>—             | SIUL<br>eMIOS_1<br>DSPI_4<br>—         | I/O<br>I/O<br>I/O<br>—       | S                     | Tristate                   | —          | —        | 142      |
| PI[6]    | PCR[134]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[134]<br>E1UC[30]<br>CS0_4<br>—             | SIUL<br>eMIOS_1<br>DSPI_4<br>—         | I/O<br>I/O<br>I/O<br>—       | S                     | Tristate                   | —          | —        | 11       |
| PI[7]    | PCR[135]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[135]<br>E1UC[31]<br>CS1_4<br>—             | SIUL<br>eMIOS_1<br>DSPI_4<br>—         | I/O<br>I/O<br>I/O<br>—       | S                     | Tristate                   | —          | —        | 12       |
| PI[8]    | PCR[136]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[136]<br>—<br>—<br>—<br>ADC0_S[16]          | SIUL<br>—<br>—<br>—<br>ADC_0           | I/O<br>—<br>—<br>—<br>I      | J                     | Tristate                   | —          | —        | 108      |
| PI[9]    | PCR[137]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[137]<br>—<br>—<br>—<br>ADC0_S[17]          | SIUL<br>—<br>—<br>—<br>ADC_0           | I/O<br>—<br>—<br>—<br>I      | J                     | Tristate                   | —          | —        | 109      |
| PI[10]   | PCR[138]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[138]<br>—<br>—<br>—<br>ADC0_S[18]          | SIUL<br>—<br>—<br>—<br>ADC_0           | I/O<br>—<br>—<br>—<br>I      | J                     | Tristate                   | —          | —        | 110      |
| PI[11]   | PCR[139]     | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[139]<br>—<br>—<br>—<br>ADC0_S[19]<br>SIN_3 | SIUL<br>—<br>—<br>—<br>ADC_0<br>DSPI_3 | I/O<br>—<br>—<br>—<br>I<br>I | J                     | Tristate                   | —          | —        | 111      |
| PI[12]   | PCR[140]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[140]<br>CS0_3<br>—<br>—<br>ADC0_S[20]      | SIUL<br>DSPI_3<br>—<br>—<br>ADC_0      | I/O<br>I/O<br>—<br>—<br>I    | J                     | Tristate                   | —          | —        | 112      |
| PI[13]   | PCR[141]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[141]<br>CS1_3<br>—<br>—<br>ADC0_S[21]      | SIUL<br>DSPI_3<br>—<br>—<br>ADC_0      | I/O<br>I/O<br>—<br>—<br>I    | J                     | Tristate                   | —          | —        | 113      |



**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup> | Function            | Peripheral      | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|---------------------------------|---------------------|-----------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                 |                     |                 |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PI[14]        | PCR[142]     | AF0                             | GPIO[142]           | SIUL            | I/O           | J                     | Tristate                   | —          | —        | 76       |
|               |              | AF1                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | AF2                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[22]<br>SIN_4 | ADC_0<br>DSPI_4 | I<br>I        |                       |                            |            |          |          |
| PI[15]        | PCR[143]     | AF0                             | GPIO[143]           | SIUL            | I/O           | J                     | Tristate                   | —          | —        | 75       |
|               |              | AF1                             | CS0_4               | DSPI_4          | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[23]          | ADC_0           | I             |                       |                            |            |          |          |
| <b>Port J</b> |              |                                 |                     |                 |               |                       |                            |            |          |          |
| PJ[0]         | PCR[144]     | AF0                             | GPIO[144]           | SIUL            | I/O           | J                     | Tristate                   | —          | —        | 74       |
|               |              | AF1                             | CS1_4               | DSPI_4          | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[24]          | ADC_0           | I             |                       |                            |            |          |          |
| PJ[1]         | PCR[145]     | AF0                             | GPIO[145]           | SIUL            | I/O           | J                     | Tristate                   | —          | —        | 73       |
|               |              | AF1                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | AF2                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[25]<br>SIN_5 | ADC_0<br>DSPI_5 | I<br>I        |                       |                            |            |          |          |
| PJ[2]         | PCR[146]     | AF0                             | GPIO[146]           | SIUL            | I/O           | J                     | Tristate                   | —          | —        | 72       |
|               |              | AF1                             | CS0_5               | DSPI_5          | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[26]          | ADC_0           | I             |                       |                            |            |          |          |
| PJ[3]         | PCR[147]     | AF0                             | GPIO[147]           | SIUL            | I/O           | J                     | Tristate                   | —          | —        | 71       |
|               |              | AF1                             | CS1_5               | DSPI_5          | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | —                               | ADC0_S[27]          | ADC_0           | I             |                       |                            |            |          |          |
| PJ[4]         | PCR[148]     | AF0                             | GPIO[148]           | SIUL            | I/O           | M                     | Tristate                   | —          | —        | 5        |
|               |              | AF1                             | SCK_5               | DSPI_5          | I/O           |                       |                            |            |          |          |
|               |              | AF2                             | E1UC[18]            | eMIOS_1         | —             |                       |                            |            |          |          |
|               |              | AF3                             | —                   | —               | —             |                       |                            |            |          |          |
|               |              | —                               | —                   | —               | —             |                       |                            |            |          |          |

<sup>1</sup> Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

<sup>2</sup> See [Table 3](#).

<sup>3</sup> The RESET configuration applies during and after reset.

- <sup>4</sup> All WKUP pins also support external interrupt capability. See the WKPU chapter of the *MPC5606BK Microcontroller Reference Manual* for further details.
- <sup>5</sup> NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.
- <sup>6</sup> “Not applicable” because these functions are available only while the device is booting. See the BAM chapter of the *MPC5606BK Microcontroller Reference Manual* for details.
- <sup>7</sup> Value of PCR.IBE bit must be 0.
- <sup>8</sup> Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO. PC[0:1] are available as JTAG pins (TDI and TDO respectively). PH[9:10] are available as JTAG pins (TCK and TMS respectively). It is up to the user to configure these pins as GPIO when needed.
- <sup>9</sup> PC[1] is a fast/medium pad but is in medium configuration by default. This pad is in Alternate Function 2 mode after reset which has TDO functionality. The reset value of PCR.OBE is 1, but this setting has no impact as long as this pad stays in AF2 mode. After configuring this pad as GPIO (PCR.PA = 0), output buffer is enabled as reset value of PCR.OBE = 1.
- <sup>10</sup> Not available in 100LQFP package.

**Table 3. Pad types**

| Type | Description                      |
|------|----------------------------------|
| F    | Fast                             |
| I    | Input only with analog feature   |
| J    | Input/output with analog feature |
| M    | Medium                           |
| S    | Slow                             |

## 3 Electrical characteristics

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol “SR” for System Requirement is included in the Symbol column.

### 3.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 4](#) are used and the parameters are tagged accordingly in the tables where appropriate.