



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## 32-bit MCU family built on the Power Architecture® for automotive body electronics applications

Datasheet - production data



### Features

- e200z4d, 32-bit Power Architecture®
  - Up to 120 MHz and 200 MIPS operation
- e200z0h, 32-bit Power Architecture
  - Up to 80 MHz and 75 MIPS operation
- Memory
  - Up to 3 MByte on-chip Flash with ECC
  - Up to 256 KByte on-chip SRAM with ECC
  - 64KByte on-chip Data Flash with ECC
  - 16-entry memory protection unit (MPU)
  - User selectable Memory BIST
- Interrupts
  - 255 interrupt sources with 16 priority levels
  - Up to 54 ext. IRQ including 30 wake-up
- GPIOs: from 147 (LQFP176) to 199 (LBGA256)
- System timer units
  - 8-ch. 32-bit periodic interrupt timer (PIT)
  - 4-channel 32-bit system timer (STM)
  - Safety System Watchdog Timer (SWT)
  - Real-time clock timer (RTC/API)
- eMIOS, 16-bit counter timed I/O units
  - Up to 64 channels with PWM/MC/IC/OC
- Two ADC (10-bit and 12-bit)
  - Up to 62 channels extendable to 90 ch.
  - Multiple Analog Watchdog
- Dedicated diagnostic features for lighting
  - Advanced shifted PWM generation
  - ADC conversion synchronized on PWM
- Communication interfaces

- Up to 6 FlexCAN with 64 buffers each
- Up to 10 LINFlex/UART channels
- Up to 8 buffered DSPI channels
- I<sup>2</sup>C interface
- One FleyRay (dual-ch.) with 128 buffers
- Fast Ethernet Controller
- Cryptographic Services Engine (CSE)
  - AES-128 en/decryption, CMAC auth.
  - Secured device boot mode
- 32-ch. eDMA with multiple request sources
- Clock generation
  - 4 to 40 MHz main oscillator
  - 16 MHz internal RC oscillator
  - Software-controlled FMPLL
  - 128 kHz internal RC oscillator
  - 32 kHz auxiliary oscillator
  - Clock Monitoring Unit (CMU)
- Low power capabilities
  - Ultra low power STANDBY
  - CAN Sampler to store CAN ID in STBY
  - Fast wake-up and execute from RAM
- Exhaustive debugging capability
  - Nexus 3+ interface on LBGA256 only
  - Nexus 1 on all devices
- Voltage supply
  - Single 5 V or 3.3 V supply
  - On-chip Vreg with external ballast transistor
- Operating temperature range -40 to 125 °C

**Table 1. Device summary**

<b>Package</b>	<b>Part number</b>		
	<b>1.5 MByte</b>	<b>2 MByte</b>	<b>3 MByte</b>
LQFP176	SPC564B64L7 SPC56EC64L7	SPC564B70L7 SPC56EC70L7	SPC564B74L7 SPC56EC74L7
LQFP208	SPC564B64L8 SPC56EC64L8	SPC564B70L8 SPC56EC70L8	SPC564B74L8 SPC56EC74L8
LBGA256	SPC56EC64B3	SPC56EC70B3	SPC56EC74B3

## Contents

<b>1</b>	<b>Introduction</b>	<b>9</b>
1.1	Document Overview	9
1.2	Description	9
1.3	Block diagram	12
<b>2</b>	<b>Package pinouts and signal descriptions</b>	<b>15</b>
2.1	Pad types	18
2.2	System pins	18
2.3	Functional ports	19
<b>3</b>	<b>Electrical Characteristics</b>	<b>51</b>
3.1	Parameter classification	51
3.2	NVUSRO register	51
3.2.1	NVUSRO [PAD3V5V(0)] field description	52
3.2.2	NVUSRO [PAD3V5V(1)] field description	52
3.3	Absolute maximum ratings	52
3.4	Recommended operating conditions	54
3.5	Thermal characteristics	57
3.5.1	Package thermal characteristics	57
3.5.2	Power considerations	58
3.6	I/O pad electrical characteristics	58
3.6.1	I/O pad types	58
3.6.2	I/O input DC characteristics	59
3.6.3	I/O output DC characteristics	60
3.6.4	Output pin transition times	62
3.6.5	I/O pad current specification	63
3.7	RESET electrical characteristics	65
3.8	Power management electrical characteristics	67
3.8.1	Voltage regulator electrical characteristics	67
3.8.2	VDD_BV options	68
3.8.3	Voltage monitor electrical characteristics	69
3.9	Low voltage domain power consumption	70
3.10	Flash memory electrical characteristics	72

---

3.10.1	Program/Erase characteristics . . . . .	72
3.10.2	Flash memory power supply DC characteristics . . . . .	74
3.10.3	Flash memory start-up/switch-off timings . . . . .	75
3.11	Electromagnetic compatibility (EMC) characteristics . . . . .	75
3.11.1	Designing hardened software to avoid noise problems . . . . .	75
3.11.2	Electromagnetic interference (EMI) . . . . .	76
3.11.3	Absolute maximum ratings (electrical sensitivity) . . . . .	76
3.12	Fast external crystal oscillator (4–40 MHz) electrical characteristics . . . . .	77
3.13	Slow external crystal oscillator (32 kHz) electrical characteristics . . . . .	80
3.14	FMPLL electrical characteristics . . . . .	83
3.15	Fast internal RC oscillator (16 MHz) electrical characteristics . . . . .	83
3.16	Slow internal RC oscillator (128 kHz) electrical characteristics . . . . .	85
3.17	ADC electrical characteristics . . . . .	85
3.17.1	Introduction . . . . .	85
3.18	Fast Ethernet Controller . . . . .	96
3.18.1	MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK) . . . . .	96
3.18.2	MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK) . . . . .	97
3.18.3	MII Async Inputs Signal Timing (CRS and COL) . . . . .	97
3.18.4	MII Serial Management Channel Timing (MDIO and MDC) . . . . .	98
3.19	On-chip peripherals . . . . .	99
3.19.1	Current consumption . . . . .	99
3.19.2	DSPI characteristics . . . . .	100
3.19.3	Nexus characteristics . . . . .	106
3.19.4	JTAG characteristics . . . . .	108
<b>4</b>	<b>Package characteristics . . . . .</b>	<b>110</b>
4.1	ECOPACK® . . . . .	110
4.2	Package mechanical data . . . . .	110
4.2.1	LQFP176 package mechanical drawing . . . . .	110
4.2.2	LQFP208 package mechanical drawing . . . . .	112
4.2.3	LBGA256 package mechanical drawing . . . . .	114
<b>5</b>	<b>Ordering information . . . . .</b>	<b>116</b>
<b>Appendix A</b>	<b>Abbreviations . . . . .</b>	<b>117</b>

<b>Revision history .....</b>	<b>118</b>
-------------------------------	------------

## List of tables

Table 1.	Device summary . . . . .	2
Table 2.	SPC564Bxx and SPC56ECxx family comparison . . . . .	10
Table 3.	SPC564Bxx and SPC56ECxx series block summary . . . . .	13
Table 4.	System pin descriptions . . . . .	18
Table 5.	Functional port pin descriptions . . . . .	19
Table 6.	Parameter classifications . . . . .	51
Table 7.	PAD3V5V(0) field description . . . . .	52
Table 8.	PAD3V5V(1) field description . . . . .	52
Table 9.	Absolute maximum ratings . . . . .	52
Table 10.	Recommended operating conditions (3.3 V) . . . . .	54
Table 11.	Recommended operating conditions (5.0 V) . . . . .	55
Table 12.	LQFP thermal characteristics . . . . .	57
Table 13.	LBGA256 thermal characteristics . . . . .	57
Table 14.	I/O input DC electrical characteristics . . . . .	59
Table 15.	I/O pull-up/pull-down DC electrical characteristics . . . . .	60
Table 16.	SLOW configuration output buffer electrical characteristics . . . . .	60
Table 17.	MEDIUM configuration output buffer electrical characteristics . . . . .	61
Table 18.	FAST configuration output buffer electrical characteristics . . . . .	62
Table 19.	Output pin transition times . . . . .	62
Table 20.	I/O supplies . . . . .	63
Table 21.	I/O consumption . . . . .	64
Table 22.	Reset electrical characteristics . . . . .	66
Table 23.	Voltage regulator electrical characteristics . . . . .	68
Table 24.	Low voltage monitor electrical characteristics . . . . .	70
Table 25.	Low voltage power domain electrical characteristics . . . . .	71
Table 26.	Code flash memory—Program and erase specifications . . . . .	72
Table 27.	Data flash memory—Program and erase specifications . . . . .	73
Table 28.	Flash memory module life . . . . .	73
Table 29.	Flash memory read access timing . . . . .	74
Table 30.	Flash memory power supply DC electrical characteristics . . . . .	74
Table 31.	Start-up time/Switch-off time . . . . .	75
Table 32.	EMI radiated emission measurement . . . . .	76
Table 33.	ESD absolute maximum ratings . . . . .	76
Table 34.	Latch-up results . . . . .	77
Table 35.	Crystal description . . . . .	78
Table 36.	Fast external crystal oscillator (4 to 40 MHz) electrical characteristics . . . . .	79
Table 37.	Crystal motional characteristics . . . . .	81
Table 38.	Slow external crystal oscillator (32 kHz) electrical characteristics . . . . .	82
Table 39.	FMPLL electrical characteristics . . . . .	83
Table 40.	Fast internal RC oscillator (16 MHz) electrical characteristics . . . . .	83
Table 41.	Slow internal RC oscillator (128 kHz) electrical characteristics . . . . .	85
Table 42.	ADC input leakage current . . . . .	91
Table 43.	ADC conversion characteristics (10-bit ADC_0) . . . . .	91
Table 44.	Conversion characteristics (12-bit ADC_1) . . . . .	94
Table 45.	MII Receive Signal Timing . . . . .	96
Table 46.	MII transmit signal timing . . . . .	97
Table 47.	MII Async Inputs Signal Timing . . . . .	97
Table 48.	MII serial management channel timing . . . . .	98

Table 49.	On-chip peripherals current consumption . . . . .	99
Table 50.	DSPI timing . . . . .	100
Table 51.	Nexus debug port timing . . . . .	106
Table 52.	JTAG characteristics . . . . .	108
Table 53.	LQFP176 mechanical data . . . . .	111
Table 54.	LQFP208 mechanical data . . . . .	113
Table 55.	LBGA256 mechanical data . . . . .	115
Table 56.	Abbreviations . . . . .	117
Table 57.	Revision history . . . . .	118

## List of figures

Figure 1.	SPC564Bxx and SPC56ECxx block diagram . . . . .	12
Figure 2.	176-pin LQFP configuration . . . . .	15
Figure 3.	208-pin LQFP configuration . . . . .	16
Figure 4.	256-pin BGA configuration . . . . .	17
Figure 5.	I/O input DC electrical characteristics definition . . . . .	59
Figure 6.	Start-up reset requirements . . . . .	65
Figure 7.	Noise filtering on reset signal . . . . .	65
Figure 8.	Voltage regulator capacitance connection . . . . .	67
Figure 9.	Low voltage monitor vs. Reset . . . . .	70
Figure 10.	Crystal oscillator and resonator connection scheme . . . . .	78
Figure 11.	Fast external crystal oscillator (4 to 40 MHz) electrical characteristics . . . . .	79
Figure 12.	Crystal oscillator and resonator connection scheme . . . . .	80
Figure 13.	Equivalent circuit of a quartz crystal . . . . .	81
Figure 14.	Slow external crystal oscillator (32 kHz) electrical characteristics . . . . .	82
Figure 15.	ADC_0 characteristic and error definitions . . . . .	86
Figure 16.	Input equivalent circuit (precise channels) . . . . .	87
Figure 17.	Input equivalent circuit (extended channels) . . . . .	88
Figure 18.	Transient behavior during sampling phase . . . . .	88
Figure 19.	Spectral representation of input signal . . . . .	90
Figure 20.	ADC_1 characteristic and error definitions . . . . .	93
Figure 21.	MII receive signal timing diagram . . . . .	96
Figure 22.	MII transmit signal timing diagram . . . . .	97
Figure 23.	MII async inputs timing diagram . . . . .	98
Figure 24.	MII serial management channel timing diagram . . . . .	98
Figure 25.	DSPI classic SPI timing—master, CPHA = 0 . . . . .	102
Figure 26.	DSPI classic SPI timing—master, CPHA = 1 . . . . .	102
Figure 27.	DSPI classic SPI timing—slave, CPHA = 0 . . . . .	103
Figure 28.	DSPI classic SPI timing—slave, CPHA = 1 . . . . .	103
Figure 29.	DSPI modified transfer format timing—master, CPHA = 0 . . . . .	104
Figure 30.	DSPI modified transfer format timing—master, CPHA = 1 . . . . .	104
Figure 31.	DSPI modified transfer format timing—slave, CPHA = 0 . . . . .	105
Figure 32.	DSPI modified transfer format timing—slave, CPHA = 1 . . . . .	105
Figure 33.	DSPI PCS strobe (PCSS) timing . . . . .	106
Figure 34.	Nexus output timing . . . . .	107
Figure 35.	Nexus TDI, TMS, TDO timing . . . . .	108
Figure 36.	Timing diagram - JTAG boundary scan . . . . .	109
Figure 37.	LQFP176 package mechanical drawing . . . . .	110
Figure 38.	LQFP208 mechanical drawing . . . . .	112
Figure 39.	LBGA256 mechanical drawing . . . . .	114
Figure 40.	Ordering information scheme . . . . .	116

## 1 Introduction

### 1.1 Document Overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the SPC564Bxx and SPC56ECxx device. To ensure a complete understanding of the device functionality, refer also to the SPC564Bxx and SPC56ECxx Reference Manual.

### 1.2 Description

The SPC564Bxx and SPC56ECxx is a new family of next generation microcontrollers built on the Power Architecture embedded category. This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

The SPC564Bxx and SPC56ECxx family expands the range of the SPC560B microcontroller family. It provides the scalability needed to implement platform approaches and delivers the performance required by increasingly sophisticated software architectures. The advanced and cost-efficient host processor core of the SPC564Bxx and SPC56ECxx automotive controller family complies with the Power Architecture embedded category, which is 100 percent user-mode compatible with the original Power Architecture user instruction set architecture (UISA). It operates at speeds of up to 120 MHz and offers high performance processing optimized for low power consumption. It also capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

Table 2. SPC564Bxx and SPC56ECxx family comparison<sup>(1)</sup>

Feature	SPC564B64		SPC56EC64			SPC564B70		SPC56EC70			SPC564B74		SPC56EC74																
Package	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256														
CPU	e200z4d		e200z4d + e200z0h			e200z4d		e200z4d + e200z0h			e200z4d		e200z4d + e200z0h																
Execution speed <sup>(2)</sup>	Up to 120 MHz (e200z4d)		Up to 120 MHz (e200z4d) Up to 80 MHz (e200z0h) <sup>(3)</sup>			Up to 120 MHz (e200z4d)		Up to 120 MHz (e200z4d) Up to 80 MHz (e200z0h) <sup>(3)</sup>			Up to 120 MHz (e200z4d)		Up to 120 MHz (e200z4d) Up to 80 MHz (e200z0h) <sup>(3)</sup>																
Code flash memory	1.5 MB			2 MB			3 MB																						
Data flash memory	4 x16 KB																												
SRAM	128 KB		192 KB		160 KB		256 KB		192 KB		256 KB																		
MPU	16-entry																												
eDMA <sup>(4)</sup>	32 ch																												
10-bit ADC	dedicated <sup>(5), (6)</sup>	27 ch	33 ch	27 ch	33 ch	27 ch	33 ch	27 ch	33 ch	27 ch	33 ch	27 ch	33 ch	27 ch	33 ch														
		shared with 12-bit ADC <sup>(7)</sup>																											
12-bit ADC	dedicated <sup>(8)</sup>	5 ch	10 ch	5 ch	10 ch	5 ch	10 ch	5 ch	10 ch	5 ch	10 ch	5 ch	10 ch	5 ch	10 ch														
		shared with 10-bit ADC <sup>(7)</sup>																											
CTU	64 ch																												
Total timer I/O <sup>(9)</sup> eMIOS	64 ch, 16-bit																												
SCI (LINFlexD)	10																												
SPI (DSPI)	8																												
CAN (FlexCAN) <sup>(10)</sup>	6																												

Table 2. SPC564Bxx and SPC56ECxx family comparison<sup>(1)</sup> (continued)


Feature	SPC564B64			SPC56EC64			SPC564B70			SPC56EC70			SPC564B74			SPC56EC74														
Package	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LBGA 256														
FlexRay	Yes																													
STCU <sup>(11)</sup>	Yes																													
Ethernet	No		Yes			No		Yes			No		Yes																	
I <sup>2</sup> C	1																													
32 kHz oscillator (SXOSC)	Yes																													
GPIO <sup>(12)</sup>	147	177	147	177	199	147	177	147	177	199	147	177	147	177	147	199														
Debug	JTAG				Nexus 3+	JTAG				Nexus 3+	JTAG				Nexus 3+															
Cryptographic Services Engine (CSE)	Optional																													

1. Feature set dependent on selected peripheral multiplexing; table shows example.
2. Based on 125 °C ambient operating temperature and subject to full device characterization.
3. The e200z0h can run at speeds up to 80 MHz. However, if system frequency is >80 MHz (e.g., e200z4d running at 120 MHz) the e200z0h needs to run at 1/2 system frequency. There is a configurable e200z0 system clock divider for this purpose.
4. DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.
5. Not shared with 12-bit ADC, but possibly shared with other alternate functions.
6. There are 23 dedicated ANS plus 4 dedicated ANX channels on LQPF176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels.
7. 16x precision channels (ANP) and 3x standard (ANS).
8. Not shared with 10-bit ADC, but possibly shared with other alternate functions.
9. As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.
10. CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.
11. STCU controls MBIST activation and reporting.
12. Estimated I/O count for proposed packages based on multiplexing with peripherals.

## 1.3 Block diagram

*Figure 1* shows the detailed block diagram of the SPC564Bxx and SPC56ECxx.

**Figure 1. SPC564Bxx and SPC56ECxx block diagram**



*Table 3* summarizes the functions of the blocks present on the SPC564Bxx and SPC56ECxx.

**Table 3. SPC564Bxx and SPC56ECxx series block summary**

Block	Function
Analog-to-digital converter (ADC)	Converts analog voltages to digital values
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Cryptographic Security Engine (CSE)	Supports the encoding and decoding of any kind of data
Crossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width
DMA Channel Multiplexer (DMAMUX)	Allows to route DMA sources (called slots) to DMA channels
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Error Correction Status Module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via “n” programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
FMPLL (frequency-modulated phase-locked loop)	Generates high-speed system clocks and supports programmable frequency modulation
FlexRay (FlexRay communication controller)	Provides high-speed distributed control for advanced automotive applications
Fast Ethernet Controller (FEC)	Ethernet Media Access Controller (MAC) designed to support both 10 and 100 Mbps Ethernet/IEEE 802.3 networks
Internal multiplexer (IMUX) SIUL subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Inter-integrated circuit ( $I^2C$ <sup>TM</sup> ) bus	A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests for both e200z0h and e200z4d cores
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode

**Table 3. SPC564Bxx and SPC56ECxx series block summary (continued)**

Block	Function
LinFlexD (Local Interconnect Network Flexible with DMA support)	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Memory protection unit (MPU)	Provides hardware access control for all memory references generated in a device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called “power domains” which are controlled by the PCU
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Non-Maskable Interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection
Nexus Development Interface (NDI)	Provides real-time development capabilities for e200z0h and e200z4d core processor
Periodic interrupt timer/ Real Time Interrupt Timer (PIT_RTI)	Produces periodic interrupts and triggers
Real-time counter (RTC/API)	A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode). Supports autonomous periodic interrupt (API) function to generate a periodic wakeup request to exit a low power mode or an interrupt request
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AutoSAR and operating system tasks
Semaphores	Provides the hardware support needed in multi-core systems for sharing resources and provides a simple mechanism to achieve lock/unlock operations via a single write access.
Wake Unit (WKPU)	Supports external sources that can generate interrupts or wakeup events, of which can cause non-maskable interrupt requests or wakeup events.

**2****Package pinouts and signal descriptions**

The available LQFP pinouts and the LBGA ballmaps are provided in the following figures. For functional port pin description, see [Table 6](#).

Figure 2. 176-pin LQFP configuration





Figure 3. 208-pin LQFP configuration

**NOTE**

1) VDD\_HV\_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PE[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3].

2) Availability of port pin alternate functions depends on product selection.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	PC[15]	PB[2]	PC[13]	PI[1]	PE[7]	PH[8]	PE[2]	PE[4]	PC[4]	PE[3]	PH[9]	PI[4]	PH[11]	PE[14]	PA[10]	PG[11]	A
B	PH[13]	PC[14]	PC[8]	PC[12]	PI[3]	PE[6]	PH[5]	PE[5]	PC[5]	PC[0]	PC[2]	PH[12]	PG[10]	PA[11]	PA[9]	PA[8]	B
C	PH[14]	VDD_HV_A	PC[9]	PL[0]	PI[0]	PH[7]	PH[6]	VSS_LV	VDD_HV_A	PA[5]	PC[3]	PE[15]	PG[14]	PE[12]	PA[7]	PE[13]	C
D	PG[5]	PI[6]	PJ[4]	PB[3]	PK[15]	PI[2]	PH[4]	VDD_LV	PC[1]	PH[10]	PA[6]	PI[5]	PG[15]	PF[14]	PF[15]	PH[2]	D
E	PG[3]	PI[7]	PH[15]	PG[2]	VDD_LV	VSS_LV	PK[10]	PK[9]	PM[1]	PM[0]	PL[15]	PL[14]	PG[0]	PG[1]	PH[0]	VDD_HV_A	E
F	PA[2]	PG[4]	PA[1]	PE[1]	PL[2]	PM[6]	PL[1]	PK[11]	PM[5]	PL[13]	PL[12]	PM[2]	PH[1]	PH[3]	PG[12]	PG[13]	F
G	PE[8]	PE[0]	PE[10]	PA[0]	PL[3]	VSS_HV	VSS_HV	VSS_HV	VSS_HV	VSS_HV	VSS_HV	PK[12]	VDD_HV_B	PI[13]	PI[12]	PA[3]	G
H	PE[9]	VDD_HV_A	PE[11]	PK[1]	PL[4]	VSS_LV	VSS_LV	VSS_HV	VSS_HV	VSS_HV	VSS_HV	PK[13]	VDD_HV_A	VDD_LV	VSS_LV	PI[11]	H
J	VSS_HV	VRC_CT_RL	VDD_LV	PG[9]	PL[5]	VSS_LV	VSS_LV	VSS_HV	VSS_HV	VSS_HV	VSS_HV	PK[14]	PD[15]	PI[8]	PI[9]	PI[10]	J
K	RESET	VSS_LV	PG[8]	PC[11]	PL[6]	VSS_LV	VSS_LV	VSS_LV	VSS_LV	VDD_LV	VDD_LV	PM[3]	PD[14]	PD[13]	PB[14]	PB[15]	K
L	PC[10]	PG[7]	PB[0]	PK[2]	PL[7]	VSS_LV	VSS_LV	VSS_LV	VDD_LV	VDD_LV	PM[4]	PD[12]	PB[12]	PB[13]	VDD_HV_ADC1	L	
M	PG[6]	PB[1]	PK[4]	PF[9]	PK[5]	PK[6]	PK[7]	PK[8]	PL[8]	PL[9]	PL[10]	PL[11]	PB[11]	PD[10]	PD[11]	VSS_HV_ADC1	M
N	PK[3]	PF[8]	PC[6]	PC[7]	PJ[13]	VDD_HV_A	PB[10]	PF[6]	VDD_HV_A	PJ[1]	PD[2]	PJ[5]	PB[5]	PB[6]	PJ[6]	PD[9]	N
P	PF[12]	PF[10]	PF[13]	PA[14]	PJ[9]	PA[12]	PF[0]	PF[5]	PF[7]	PJ[3]	PJ[15]	PD[4]	PD[7]	PD[8]	PJ[8]	PJ[7]	P
R	PF[11]	PA[15]	PJ[11]	PJ[15]	PA[13]	PF[2]	PF[3]	PF[4]	VDD_LV	PJ[2]	PJ[0]	PD[0]	PD[3]	PD[6]	VDD_HV_ADC0	PB[7]	R
T	PJ[12]	PA[4]	PK[0]	PJ[14]	PJ[10]	PF[1]	XTAL	EXTAL	VSS_LV	PB[9]	PB[8]	PJ[14]	PD[1]	PD[5]	VSS_HV_ADC0	PB[4]	T

## Notes:

- 1) VDD\_HV\_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], PA[3], PM[3], and PM[4].  
 2) Availability of port pin alternate functions depends on product selection.

Figure 4. 256-pin BGA configuration

## 2.1 Pad types

In the device the following types of pads are available for system pins and functional port pins:

S = Slow<sup>(a)</sup>

M = Medium<sup>(a),(b)</sup>

F = Fast<sup>(a),(b)</sup>

I = Input only with analog feature<sup>(a)</sup>

A = Analog

## 2.2 System pins

The system pins are listed in *Table 4*.

**Table 4. System pin descriptions**

Port pin	Function	I/O direction	Pad type	RESET config.	Pin number		
					LQFP 176	LQFP 208	LGA 256
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	M	Input, weak pull-up only after PHASE2	29	29	K1
EXTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used.	I	A <sup>(1)</sup>	—	58	74	T8
XTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	I/O	A <sup>(1)</sup>	—	56	72	T7

- For analog pads, it is not recommended to enable IBE if APC is enabled to avoid extra current in middle range voltage.

a. See the I/O pad electrical characteristics in the device datasheet for details.

b. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium. For example, Fast/Medium pad will be Medium by default at reset. Similarly, Slow/Medium pad will be Slow by default. Only exception is PC[1] which is in medium configuration by default (refer to PCR.SRC in the reference manual, Pad Configuration Registers (PCR0—PCR198)).

## 2.3 Functional ports

The functional port pins are listed in [Table 5](#).

**Table 5. Functional port pin descriptions**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PA[0]	PCR[0]	AF0	GPIO[0]	SIUL	I/O	M/S	Tristate	24	24	G4
		AF1	E0UC[0]	eMIOS_0	I/O					
		AF2	CLKOUT	MC_CGM	O					
		AF3	E0UC[13]	eMIOS_0	I/O					
		—	WKPU[19]	WKPU	I					
		—	CAN1RX	FlexCAN_1	I					
PA[1]	PCR[1]	AF0	GPIO[1]	SIUL	I/O	S	Tristate	19	19	F3
		AF1	E0UC[1]	eMIOS_0	I/O					
		AF2	—	—	—					
		AF3	—	—	—					
		—	WKPU[2]	WKPU	I					
		—	CAN3RX	FlexCAN_3	I					
PA[2]	PCR[2]	AF0	GPIO[2]	SIUL	I/O	S	Tristate	17	17	F1
		AF1	E0UC[2]	eMIOS_0	I/O					
		AF2	—	—	—					
		AF3	MA[2]	ADC_0	O					
		—	WKPU[3]	WKPU	I					
		—	NMI[1] <sup>(3)</sup>	WKPU	I					
PA[3]	PCR[3]	AF0	GPIO[3]	SIUL	I/O	M/S	Tristate	114	138	G16
		AF1	E0UC[3]	eMIOS_0	I/O					
		AF2	LIN5TX	LINFlexD_5	O					
		AF3	CS4_1	DSPI_1	O					
		—	RX_ER_CLK	FEC	I					
		—	EIRQ[0]	SIUL	I					
PA[4]	PCR[4]	AF0	ADC1_S[0]	ADC_1	I	S	Tristate	51	61	T2
		AF1	—	—	—					
		AF2	CS0_1	DSPI_1	I/O					
		AF3	LIN5RX	LINFlexD_5	I					
		—	WKPU[9]	WKPU	I					

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LGA256
PA[5]	PCR[5]	AF0 AF1 AF2	GPIO[5] E0UC[5] LIN4TX	SIUL eMIOS_0 LINFlexD_4	I/O I/O O	M/S	Tristate	146	170	C10
PA[6]	PCR[6]	AF0 AF1 AF2 AF3 — —	GPIO[6] E0UC[6] — CS1_1 LIN4RX EIRQ[1]	SIUL eMIOS_0 — DSPI_1 LINFlexD_4 SIUL	I/O I/O — O — I	S	Tristate	147	171	D11
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 — — —	GPIO[7] E0UC[7] LIN3TX — RXD[2] EIRQ[2] ADC1_S[1]	SIUL eMIOS_0 LINFlexD_3 — FEC SIUL ADC_1	I/O I/O O — — — I	M/S	Tristate	128	152	C15
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — — — —	GPIO[8] E0UC[8] E0UC[14] — RXD[1] EIRQ[3] ABS[0] LIN3RX	SIUL eMIOS_0 eMIOS_0 — FEC SIUL MC_RGM LINFlexD_3	I/O I/O I/O — — — I	M/S	Input, weak pull-up	129	153	B16
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 — —	GPIO[9] E0UC[9] — CS2_1 RXD[0] FAB	SIUL eMIOS_0 — DSPI1 FEC MC_RGM	I/O I/O — O — I	M/S	Pull- down	130	154	B15

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PA[10]	PCR[10]	AF0	GPIO[10]	SIUL	I/O			131	155	A15
		AF1	E0UC[10]	eMIOS_0	I/O					
		AF2	SDA	I <sup>2</sup> C	I/O					
		AF3	LIN2TX	LINFlexD_2	O	M/S	Tristate			
		—	COL	FEC	I					
		—	ADC1_S[2]	ADC_1	I					
PA[11]	PCR[11]	AF0	GPIO[11]	SIUL	I/O			132	156	B14
		AF1	E0UC[11]	eMIOS_0	I/O					
		AF2	SCL	I <sup>2</sup> C	I/O					
		AF3	—	—	—	M/S	Tristate			
		—	RX_ER	FEC	I					
		—	EIRQ[16]	SIUL	I					
PA[12]	PCR[12]	AF0	LIN2RX	LINFlexD_2	I			53	69	P6
		AF1	ADC1_S[3]	ADC_1	I					
		AF2	GPIO[12]	SIUL	I/O					
		AF3	—	—	—	S	Tristate			
		—	E0UC[28]	eMIOS_0	I/O					
		—	CS3_1	DSPI1	O					
PA[13]	PCR[13]	AF0	EIRQ[17]	SIUL	I			52	66	R5
		AF1	SIN_0	DSPI_0	I					
		AF2	GPIO[13]	SIUL	I/O	M/S	Tristate			
		AF3	SOUT_0	DSPI_0	O					
PA[14]	PCR[14]	AF0	E0UC[29]	eMIOS_0	I/O			50	58	P4
		AF1	—	—	—					
		AF2	GPIO[14]	SIUL	I/O					
		AF3	SCK_0	DSPI_0	I/O					
		—	CS0_0	DSPI_0	I/O	M/S	Tristate			
PA[15]	PCR[15]	AF0	E0UC[0]	eMIOS_0	I/O			48	56	R2
		AF1	EIRQ[4]	SIUL	I					
		AF2	CS0_0	DSPI_0	I/O					
		AF3	SCK_0	DSPI_0	I/O	M/S	Tristate			
		—	E0UC[1]	eMIOS_0	I/O					
			WKPU[10]	WKPU	I					

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LGA256
PB[0]	PCR[16]	AF0 AF1 AF2 AF3	GPIO[16] CAN0TX E0UC[30] LIN0TX	SIUL FlexCAN_0 eMIOS_0 LINFlexD_0	I/O O I/O I	M/S	Tristate	39	39	L3
PB[1]	PCR[17]	AF0 AF1 AF2 — — —	GPIO[17] — E0UC[31] LIN0RX WKPU[4] CAN0RX	SIUL — eMIOS_0 LINFlexD_0 WKPU FlexCAN_0	I/O — I/O I I	S	Tristate	40	40	M2
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LIN0TX SDA E0UC[30]	SIUL LINFlexD_0 I <sup>2</sup> C eMIOS_0	I/O O I/O I/O	M/S	Tristate	176	208	A2
PB[3]	PCR[19]	AF0 AF1 AF2 AF3 — —	GPIO[19] E0UC[31] SCL — WKPU[11] LIN0RX	SIUL eMIOS_0 I <sup>2</sup> C — WKPU LINFlexD_0	I/O I/O I/O — I	S	Tristate	1	1	D4
PB[4]	PCR[20]	AF0 AF1 AF2 AF3 — —	GPI[20] — — — ADC0_P[0] ADC1_P[0]	SIUL — — — ADC_0 ADC_1	I — — — I I	I	Tristate	88	104	T16
PB[5]	PCR[21]	AF0 AF1 AF2 AF3 — —	GPI[21] — — — ADC0_P[1] ADC1_P[1]	SIUL — — — ADC_0 ADC_1	I — — — I I	I	Tristate	91	107	N13

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PB[6]	PCR[22]	AF0	GPI[22]	SIUL	—	I	Tristate	92	108	N14
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[2]	ADC_0	—					
		—	ADC1_P[2]	ADC_1	—					
PB[7]	PCR[23]	AF0	GPI[23]	SIUL	—	I	Tristate	93	109	R16
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[3]	ADC_0	—					
		—	ADC1_P[3]	ADC_1	—					
PB[8]	PCR[24]	AF0	GPI[24]	SIUL	—	I	—	61	77	T11
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_S[0]	ADC_0	—					
		—	ADC1_S[4]	ADC_1	—					
PB[9] <sup>(5)</sup>	PCR[25]	AF0	GPI[25]	SIUL	—	I	—	60	76	T10
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_S[1]	ADC_0	—					
		—	ADC1_S[5]	ADC_1	—					
PB[10]	PCR[26]	AF0	GPIO[26]	SIUL	I/O	S	Tristate	62	78	N7
		AF1	SOUT_1	DSPI_1	O					
		AF2	CAN3TX	FlexCAN_3	—					
		AF3	—	—	—					
		—	ADC0_S[2]	ADC_0	—					
		—	ADC1_S[6]	ADC_1	—					
		—	WKPU[8]	WKPU	—					

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PB[11]	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ADC0_S[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — I/O I	S	Tristate	97	117	M13
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ADC0_X[0]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	S	Tristate	101	123	L14
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ADC0_X[1]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	S	Tristate	103	125	L15
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC0_X[2]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	S	Tristate	105	127	K15
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ADC0_X[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	S	Tristate	107	129	K16
PC[0] <sup>(6)</sup>	PCR[32]	AF0 AF1 AF2 AF3 —	GPIO[32] — TDI —	SIUL — JTAGC —	I/O — I —	M/S	Input, weak pull-up	154	178	B10
PC[1] <sup>(6)</sup>	PCR[33]	AF0 AF1 AF2 AF3 —	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — O —	F/M	Tristate	149	173	D9

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LGA256
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX — EIRQ[5]	SIUL DSPI_1 FlexCAN_4 — SIUL	I/O I/O O — I	M/S	Tristate	145	169	B11
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — — —	GPIO[35] CS0_1 MA[0] — CAN1RX CAN4RX EIRQ[6]	SIUL DSPI_1 ADC_0 — FlexCAN_1 FlexCAN_4 SIUL	I/O I/O O — I I I	S	Tristate	144	168	C11
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 ALT4 — — —	GPIO[36] E1UC[31] — FR_B_TX_EN SIN_1 CAN3RX EIRQ[18]	SIUL eMIOS_1 — Flexray DSPI_1 FlexCAN_3 SIUL	I/O I/O — O — I I I	M/S	Tristate	159	183	A9
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[37] SOUT_1 CAN3TX — FR_A_TX EIRQ[7]	SIUL DSPI_1 FlexCAN_3 — Flexray SIUL	I/O O O — O I	M/S	Tristate	158	182	B9
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX E1UC[28] —	SIUL LINFlexD_1 eMIOS_1 —	I/O O I/O —	S	Tristate	44	52	N3
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 — —	GPIO[39] — E1UC[29] — LIN1RX WKPU[12]	SIUL — eMIOS_1 — LINFlexD_1 WKPU	I/O — I/O — I I	S	Tristate	45	53	N4